TECHNICAL NOTE

TN-95-76

FLOPPY DISK BASED FOUR CHANNEL DATA RECORDER

R. N. MISRA

MARCH 1995

PHYSICAL RESEARCH LABORATORY
NAVRANGPURA
AHMEDABAD 380 009

DOCUMENT CONTROL AND DATA SHEET

1.	Report No.	:	PRL-TN-95-76
2.	Title and sub-title	3.	Report Date : March 1995
	Floppy Disk Based	4.	Type of Report Technical Report
	Four Channel Data	5.	Pages : 89
	Recorder	6.	Price : Unpriced
		7.	No. of References : 5
8.	Author	:	R.N. Misra
9.	A. Purpose	:	Hardware and software design
			details of the instrument
	B. Useful for	:	Operation and maintenance of the
			instrument
10.	Originating Unit	:	Planetary Atmospheres & Aeronomy
	*		Area, Physical Research Laboratory
			Navrangpura, Ahmedabad 380 009
11.	Sponsoring Agency	:	None
12.	Abstract	:	The instrument uses simple hard-
			ware to record data on floppy disk
	ě		in Sector serial/Track serial
			Format. The 8085A microprocessor
			controls the data acquisition
			process and issues necessary com-
			mands to the Floppy Disk Control-
			ler. At a sampling rate of 10 per
			second, 360K floppy would last for
			10 hours. The instrument, in,
,			addition, checks for presence of
			scintillations in data and select-
			ively records the same.
13.	Key Words	:	Data Recorder, 8085A, Instru-
4			mentation, Floppy Disk
14.	Distribution Statement	:	Distribution unlimited
15.	Security Classification	:	Unclassified

CONTENTS

			page no
	Abst	ract	1
1.Ø	Intr	2	
$2.\emptyset$	Design		3
	2.1	Logic Board	3
	2.2	Keyboard and Display	4
	2.3 Floppy Disk Drive (FDD) 2.4 Floppy Disk Drive Interface		5
			9
	2.5	Data Conversion and Recording	12
	2.6	Power Supply	13
3.Ø	Software 3.1 Main Module		14
			14
	3.2	Interrupt Service Routines	15
		3.2.1 Clock and Display	16
		3.2.2 A/D Converter	16
8	3.3	Detection of Occurrence of Scintillations	16
	3.4	Estimation of S Index	18
4.0	Conc	Conclusion	
5.Ø	Acknowledgements		22
6.0	References		22
	Appendices Illustrations		

APPENDICES

		rage No.
Α	Flow Chart of the Main and Record Modules	23
В	A/D Converter , Clock and Display Subroutines	24
C	Square by Addition, Store Square and Generate	25
	Square Table	
D	Square, Sum of Squares and Sum of N Squares	26
E	Sum of N Values and Decision S4> 3%	27
F	Step by Step Operation	. 28
G	Temporary Storage, Memory and I/O	3Ø
	Timer utilization	
Н	Data Display Format	33
I	List of components .	34
J	Addresses of Important Subroutines	37
K	System Specifications	4Ø
L	Hex dump of the software	41
M	Disassembled Software	43
N	PRL BUS Signals	6Ø
O	FDC connector pinouts	61
P	EPROM Programmer port pinouts	62

ILLUSTRATIONS

		Page	110
1.	System Block Diagram	63	
2.	Block Diagram of the Microcomputer	64	
3.	Microprocessor , Buffers , Decoders and	65	
	associated logic		
4.	Memory and I/O map	66	
5.	Details of Memory and I/O	67	
6.	D/A Converter, Multiplexer and A/D Converter	68	
7.	RS 232 C Interface	69	
8.	Keyscan circuit and Keyboard	7Ø	
9.	Scan Decoders and Display	71	
LØ.	Floppy Disk	72	
L 1 .	Block Diagram of FDD controller	73	
12.	Circuit Diagram of FDD controller	74	
13.	Clock wave forms for FDC		
14.	EPROM Programmer Section		
L5	Circuit Diagram of SMPS	77	
16.	PCB layout of SMPS and Backplane	78	
17.	Inerconnection Details	79	
18.	Component side PCB Layout of logic board	8Ø	
19.	Solder side PCB layout of Logic Board	81	
2Ø.	PCB layout of Keyboard Display card	82	
21.	PCB Layout of FDC card	83	
22.	View of the Instrument	84	

FLOPPY DISK BASED FOUR CHANNEL DATA RECORDER

Data recorders utilizing audio cassette as storage medium have been extensively used at PRL for recording of Ionospheric Scintillations for the last few years. Although the cassette is a cost effective as well as reliable medium , the processing of data becomes easier if the same is transferred to other commonly used media. It could be Floppy Disk, for use in PC's the half inch computer compatible tape , in case of mainframe computers. Eventhough the latter medium has been used for quite some time , the gradual shift towards the PC has tilted the balance in favour of the floppy disk. The design of the four channel data recorder , has therefore been altered to accomodate the floppy disk drive instead of the audio casette recorder. The present design caters for the 5.25 inch drive of the double sided double density (DSDD) type storing 360K bytes and the same hardware can also be used to store 720K bytes of data on 3.5 inch floppy on the corresponding drive with only one byte software change. Details of the floppy disk drive interface and data format have been described in the text.

Keywords: Data Recorder, Magnetic media, Floppy Disk Drive, Floppy
Disk Drive Interface.

1.Ø INTRODUCTION

Data acquisition process is inherently sequential in nature, and accordingly, a serially organized memory or storage is the most suitable one for data storage applications . Thus the audio cassette and computer compatible half inch magnetic tape(CCT) would be the ideal medium. However , the half inch tape drive is an expensive peripheral costing beyond Rs one lakh, as well as difficult to maintain. Even the quarter inch data cartridges as well as their drives are not very economical as far as cost of drive and medium is concerned Though the cost per bit is low, the numerous formats and sizes use for the data cartridges and drives lead to compatibility problems . The widespread use of floppy disks in the PC 's has in easy availability of the disks as well as floppy resulted disk drives(FDD). Although the floppy disk drive was introduced by IBM for random access operation , the data can be organized serially and FDD used for data aguisition in a manner somewhat akin to a CCT in free format. Data organized in byte serial /sector serial /track serial format gives a feel of serial memory and retains the compatibility with the PC with the same number of tracks, sectors and sector size. Although the compatibility is only at the BIOS level , it is not a serious handicap and the of binary format in place of ASCII doubles the capacity of floppy disk. The data is recorded track wise with header provided to each track and file structure can be provided by the PC during readout.

2.Ø DESIGN

The block diagram of the four channel data recorder has been given in fig.1. It comprises of the following subsystems:

- Logic Board containing the A/D converter, multiplexer and microcomputer.
- 2. Keyboard and Display.
- 3. Floppy Disk Drive (FDD) .
- 4. Floppy Disk Drive Interface .
- 5. Power Supply.

2.1 Logic Board:

This board had been designed for use with audio cassette recorder. In the present system , however , the circuitry relevant to the cassette recorder is redundant and may be left unwired . The block diagram of the microcomputer has been given in fig. 2. It is based on the 8085A microprocessor and contains 24 Kbytes of RAM ,8 Kbytes of EPROM, glue logic. USART type 8251A, I/O port type 8255, D/A converter type AD 7533 and analog circuitry along with the input output multiplexer. The monitor and the data acquisition programs are contained in two separate EPROM's. The 8253 timer has been used to generate timing pulses. The D/A converter has been interfaced to the B port of 8255. The output of the D/A converter is compared with the input signal and the comparator output sensed at PAØ. The successive approximation algorithm has been implemented in software . The USART alongwith the CMOS logic is intended to be used for recording on audio casstte and may therefore be left unwired . The circuit diagram of the microcomputer has been given in fig. 3.

The logic board uses PRL BUS based on 44 pin double sided connectors of Ø.156 inch spacing, the details of which have been given in AppendixN. The FDD interface also conforms to the same bus and a single sided passive backplane has been used for interconnecting it to the logic board. The memory and I/O map of the microcomputer has been given in fig. 4, and the circuit diagrams of memory, I/O,D/A converter and RS 232 C interface in figs. 5 to 7.

2.2 KEYBOARD AND DISPLAY

The keyboard cum display card is mounted just below the sloping front panel. It contains 16 displays of 7 segment type and 24 SPST keys along with a set of 8 LEDs . While the first 15 displays of 7 segment type are used for displaying the station code, time etc. during the program run and ,address as well as data during the data loading or initialization. The 8 LEDs , on the other hand are used to display number of tracks of the floppy used up in the binary format on the 6 LEDs on the right hand side , and the multiplexer operation is indicated on the leftmost two LEDs . The blip of LEDs indicates healthy operation of the system. The card uses keyboard display controller type 8279 and is interfaced to the main logic board through a flat ribbon cable to the backplane bus. The 8279 is located at 80H on the I/O map and the circuit diagram of the keyboard display card has been given in figs. 8 and 9 . The PCB lay out of the Keyboard Display card has been given in fig. 20 and that of the backplane in fig. 16.

2.3 The Floppy Disk Drive:

The FDD is a standard peripheral and 5.25 in. DSDD drive storing 360K bytes has been used in the design. However, the newer 3.5 inch FDD can also be interfaced to the recorder with same ribbon cable except for the power connector and one byte change in the software.

The floppy disk consists of a thin , flexible , circular shaped mylar sheet of 40 micron thickness over which powdered iron oxide is coated on both the sides, somewhat similar to the audio magnetic tape. A large hole punched in the center of the disk, which is strengthened by hard collar, serves to hold the disk in the hub on the drive spindle . The data is recorded in concentric cicular tracks , and the number of tracks is dependent upon the mechanical precision of the positioning mechanism which moves the read/write head along the radius of the disk . The head positioning arm is spring loaded so that the disk is kept in slight pressure by the head while the disk itself is held in the hub . The two heads are on either side of the disk and mounted on a common head assembly. The head gaps are offset a bit to reduce interaction between them. The precision attainable today provides for a track densities of 48 per inch (48 TPI) for DSDD disks, 96 TPI for double sided high density (DSHD) and 135 TPI for microfloppy disk of 3.5 inch size. The head positioning mechanism is driven by stepper motor and the required pulses are to be provided by the FDC electronics. A brushless DC motor is used to drive the central hub to provide the disk with spinning motion.

Interchangeability between the disks as well as drives of the same type is the basic requirement , which , in turn decides the manufacturing tolerance of the disks as well as drives. The DSDD disk has 40 tracks while the DSHD disk of 5.25 inch type as well as the 3.5 microfloppy have 80 tracks. The reference point for the tracks is established by an index hole punched in the floppy near the hub before the start of the recording area. The 5.25 inch disks ,both the DSDD as well as DSHD types, are enclosed in flexible plastic cover, lined inside with soft fabric , to provide smooth surface to the flexible disk and cleaning during use . Three openings are provided in the jacket , first being the central window for holding the disk in hub , a smaller hole corresponding to the index hole in the disk being the second one and a third oblong window to provide access to the read /write head on the disk surface, as shown in fig. 10. The microfloppy is enclosed in the hard plastic case which has corresponding holes for hub as well as index hole . The read /write window has been provided with a spring loaded metallic cover to protect the disk from dust. The window opens only when the disk is loaded in the drive.

The disk purchased from the market is virgin, without any magnetization whatsoever, and while the number of tracks as well as their positions on the disk are decided by the drive mechanism specifications, the tracks themselves are subdivided into several sectors. The data is partitioned into data blocks, equal to the sector size, prior to recording. The handling of data is simpler if it is divided in to blocks of manageable size. The sectors were identified, once upon a time, by one hole

for each sector, and such floppies called the hard sectored disk. Now these types of disks are obsolete and the sectors are defined by software and sector beginnings identified by sector and track numbers written in the first few bytes of the sector data as a header information. These are therefore called soft sectored disks and their use is universal.

The DSDD disk of 5.25 inch size can store a total of 360 kbytes of data in 9 sectors of 512 byte each on each track. One track on one side of the disk would store 4608 bytes and the same numbered track on the other side an equal amount. The two tracks on the two sides of the disk having the same track number are referred to as a cylinder. Thus a cylinder would store 9216 bytes and all the 40 cylinders taken together would total to 9216X40 or 368640 bytes . As the 1024 bytes of data are referred to as 1 K in computer parlance , the disk capacity is referred to as 360 K bytes. It is possible to choose different sector size and number of sectors from a set available in the floppy disk controller parameters but compatibility with IBM PC requires the use of 9 sectors of 512 bytes each in DSDD and 15 sectors of the same size on DSHD disk of 5.25 inch . The available format for 3.5 inch microfloppy is of 9 sectors or 18 sectors of 512 bytes. The 5.25 inch diskette of DSHD type would store 1.2 Mbyte and the 3.5 inch microfloppy, 720 Kbytes in 9 sector format and 1.44 Mbytes in 18 sector format.

The data is recorded at the rate of 250 kbps in DSDD format and 500 kbps in DSHD format and the same corresponding rates are chosen for the microfloppies in 9 sector and 18 sector formats

respectively . The 250 kbps data rate means a time period of 27 microseconds per byte of data. As the rotational speed of 5.25 inch DSDD disk as well as the 3.5 inch microfloppy is 300 rpm , one index pulse is generated every 200 milliseconds in both the types. The DSHD disk of 5.25 inch spins at 360 rpm and generates index pulse every 166 milliseconds. As said earlier , the disk available in the market is without any recordings and has to be formatted before use. The process of formatting involves writing of header information in the beginning of every sector and filling the data zone by hex character F6. The header information is read during the read or write operation and the data transfer is initiated only if the desired sector /track can identified. The same data rate holds good for the microfloppy it can store 720 Kbytes in 80 tracks on both sides, and each track subdivided into 9 sectors of 512 bytes . The microfloppy can be used for high density recording at 500 kbps data rate to store 1.44 Mbytes of data on 80 tracks on both the sides. each subdivided into 18 sectors of 512 bytes. The data rate in this case becomes 13.5 microseconds per byte.

It is difficult to handle such a high data rate in the interrupt mode and therefore the direct memory access (DMA) mode, is almost invariably used for transferring data to and fro the floppy disk. Close scrutiny of the data transfer operation in floppy disk reveals that it is just possible to handle one data byte every 27 microseconds by software loop, and therefore, the 360 kbyte floppy of 5.25 in. size as well as 720 kbyte floppy of 3.5 in. size can be interfaced to a microprocessor by simple hardware and the same has been successfully implemented.

2.4 FLOPPY DISK DRIVE (FDD) INTERFACE

The FDD interface is centered around the popular floppy disk controller type 765 of NEC to which 8272 of intel is also equivalent. The 765 has been interfaced to the PRLBUS as I/O port and operated in non DMA mode. This mode, as explained earlier, is hardware wise simpler and can be used with DSDD floppy disks. The block and circuit diagrams of the system have been given in figs. 11 and 12. The FDC generates control signals for the FDD and receives the outputs from it. All the signals towards the FDD are buffered through the inverting open collector buffer type 7406/7416, while the signals from the FDD are inverted through the Schmitt trigger inverter type 7414 to reduce the effect of slow rise times. The FDC is interconnected to the FDD by means of 34 pin flat ribbon cable the pinouts of which have been given in Appendix O.

An 8 MHz crystal oscillator, designed around 7404 inverter, forms the basic clock. It is subdivided in a 4 bit binary counter type 7493 to derive 4 MHz clock for 765 and clock pulses of 2 MHz, 1 MHz and 500 KHz. The latter have been used to derive the write pulses of 250 nano seconds width at 500 KHz rate, corresponding to the data rate of 250 Kbps. Clock of 8 MHz for 765 and 250 nsec pulses at 1 MHz can be selected with help of DIP switches for use with 1.2 M or 1.44 M floppies. The circuit details and the waveforms of the clock circuit has been given in fig 13. The binary counter 7493, driven by the 8 MHz clock, generates 4 MHz, 2 MHz, 1 MHz and 500KHz square waves, indicated by A.B.C. and D.The output C is connected to the J

input of one of the J K flip flops in 7473 while the output C is used as clock for it, K input as well as preset are connected to logical 1. The clear input of the same is pulled up through as resistor and may be left high or driven by output D at 500 KHz. The 7473 is rising edge triggered flip flop (FF) and therfore its output changes at the falling edge of the clock. When J is high and CLR is kept high, two falling edges are available at clock input and hence one 250 nsec pulse is generated every 1 MHz i. e. at the rate of C output. In the other case when the CLR input is connected to D output, the Q output remains low along with D and the output at Q is generated only when D output is logical one. This results in 250 nsec pulse being generated at

the rate of 500 KHz.

register implemented by latch type 74174 has been located at F2.Bit assignment of the register has been given in Appendix G. While bit Ø has been used to select drive Ø,bit 1 controls the drive motor for the same.Bit 4 and bit 5 have been used for selection of drive 1 and its motor on function respectively.The DSØ and DS1 signals of the FDC have not been used to control the disk drives for the sake of hardware simplicity. It is worth noting that the same scheme has also been used in the PC.The bit 2 and bit 3 have been used for generation of reset and TC (terminal count) signals to the FDC.

FDC is located at FØ in the I/O map and a 6 bit

The read data available from the FDD requires data separation and the same has been implemented by the D flip flop type 7474 used in conjunction with 4 bit synchronous counter type 74161 to provide data synchronization. The write compensation

circuit is based upon the 4 bit latch 74175 and dual 4 bit multiplexer type 74153. Multiplexed control signals LCT/DIR (low current /direction), FLT/TRKØ (fault / track ØØ), WP/TS (write protect / two sided) and FR/STP (fault reset / step) have been demultiplexed by means of logic gates controlled by RW*/SEEK signal. All the incoming signals from the FDC have been provided a pull up resistor network. The circuit is an adaptation of the hardware described in detail by Padmanabhan et. al. (3).

A standard card for the PRLBUS is of 111X 180 mm size , and as the total circuit required for the FDC is not very large , some space left on the PCB has beeen utilized for a set of 8 bit latches and an input port to be used for EPROM programmer in future. One of the output ports can be tristated and is joined to the input port, back to back , to serve as bidirectional port or data port in EPROM programmer. The other two ports are permanently wired as output to serve as address ports. One extra latch of 6 bit width and realised by 74174 has also been provided in the same group. While one of the bits of this 6 bit latch is used for enabling /disabling the data port ,the other 5 bits available for control purposes, . The port lines have also been brought out on the 34 pin edge connector as in case of FDC. The pinouts have been given in Appendix P. The port map of the FDC as well as EPROM programmer section has been given in appendix G. The circuit diagram of the EPROM programmer section has been given in fig.14. The PCB layout of the FDC/EPROM card has been given in fig. 21.

2.4 DATA CONVERSION AND RECORDING:

The 10 pps pulse generated in the counter chain interrupts the microprocessor and the interrupt service routine, in turn, updates clock, initiates A/D conversion, loads the data in the RAM buffer and updates display. Length of the data buffer is 9 K bytes (1 K =1024 bytes) and the same amount of data is transferred to the FDC in one stroke to write one cylinder consisting of two tracks on either side of the disk. Since the recording is done one side at a time it would take Ø.2 second per side i.e. Ø.4 seconds to store total contents of the buffer. The data acquisition process has to be held up during the data transfer to the FDC as the data transfer is performed under software loop and microprocessor is fully busy. The loss of time due to this can be compensated to some extent by advancing the clock by the same amount i.e. 5 pulses. Break in the data is inevitable but the discontinuity of 1/2 second between the data blocks of 900 seconds has been found to be not of much consequence because data lengths of 200 or 400 seconds are adequate for analyses of scintillation index or spectrum . The cloppy disk drive is enabled , and the drive motor switched on about one minute before data storage operation.

The read/write head is repositioned to track 00 and then brought over the required track, 30 seconds prior to actual record operation, to minimize error due to misalignment between data blocks during switch off. It is possible to perform some mathematical operations on the data block before starting the data recording. Since the FDD has to be ready before hand, the operations have to be limited to the first 32 blocks of data

i.e. 8 K bytes. Operations like calculation of the scintillation index S can be performed before taking decision about the usefulness of data to be recorded.

2.6 POWER SUPPLY

The instrument runs on 230V 50Hz mains supply and draws about 20 watts of power. The voltages required by the system include +5 volt for digital logic, +12 and - 12 volts for A/D converter and operational amplifiers and also +12 and +5 volts for the FDD. Provision for battery back up by a lead acid battery of nominal 12 volts has been made.

Raw DC of approximately 17 volts is generated from the mains supply by means of step down transformer of 12 volt, 2 ampere type with associated rectifier and filter capacitors. The raw dc of 17 volts has been utilized to drive a switch mode power supply (SMPS) to generate the 5 volt logic power. The pulse width modulator (PWM) type TIL 494 has been used as a control element. The -12v has been obtained from the extra winding on the ferrite core choke used in the +5 volt supply. The efficiency of the power supply is about 70% and ripples on +5 V and +12 V about 100 millivolts. Drain on -12 V line is very low.

The +17 volt raw DC is isolated from the SMPS with the help of a pair of diodes in parallel to increase the current rating, and in case of power failure the battery takes over and supplies 12.6 volt to the SMPS through another pair of diodes. Indicators have been provided to disply AC/Battery mode of operation. The +12 volt line has been generated by means of a low dropout regulator so that it can give nearly 12 volts even on battery mode. During

AC mode this regulator is equally comfortable. The battery is kept under trickle charge through the green LED. Frequency of operation of the SMPS has been set to 20 Khz by means of R and C in the PWM circuit. The circuit diagram and the PCB layout of the power supply have been given in figs. 15 and 16 respectively.

3.0 SOFTWARE:

The total software may be subdivided into three parts, the Main Module, the Interrupt Service Routine and programs related to detection of occurrence of scintillations alongwith S4 index estimation. The programs related to floppy disk operation have been described elsewhere and therefore not covered in detail here.

3.1 MAIN MODULE

The station code ,year ,day of the year , and time of the day is entered in the RAM following the procedure given in the Appendix F .The data aquisition program runs at 2100H up and has to be copied to this location from the EPROM located at 6000H. A small program located at 63A0 can be run through the key board for this purpose. The main program starting location is at 22A0. It initialises the ports ,timers as well as FDC. Memory pointer is initialised to 3000 and the header information from 20A2 -20AB is copied to 3000 -3009. The next 6 locations are loaded with 00 to serve as data mark. The interrupt RST 7.5 is enabled and the microprocessor starts responding to the 10 pps pulse train .The data acquisition program starts and it checks for the Hi byte of the buffer address. As the start address of the buffer is 3000h, 32 blocks of 256 byte each would have been recorded when the high byte reaches 50h. The total buffer size is

9 K bytes or 36 blocks. Scintillations do not occur all the time and therefore S index is calculated on the 32 blocks of data and tested if the scintillations are above 3% of the average. (section 3.4). If scintillations are present the FDD is enabled and the LED on the drive would glow and motor starts. This is done ahead of time to allow FDD to attain proper rotational speed of the disk.

The data acquisition process continues and after one more block has been aquired the drive is recalibrated i.e. the head is brought to track 00.0n completion of next block the head is brought to the desired track by issueing SEEK command. The completion of last block halts data aquisition and S4 index is calculated for the previous 4 blocks, 33 to 36, and stored. Now one full cylinder is recorded one side at a time, and track number incremented by one. The track number is checked for, 40 i.e. disk full and the program halts if it is so. Otherwise the data acquisition and recording cycle continues.

In case scintillations are not present the buffer is reinitialised after 32 blocks and calculation of S₄ without enabling the FDD and a new data cycle initiated. In the absence of scintillations, the data acquisition would go on but data would not be recorded. The flow chart of the Main and record Modules has been given in Appendix A.

3.2 INTERRUPT SERVICE ROUTINES

The interrupt service routine consists of three subroutines namely, Clock, A/D Converter and Display , executed in turn on a single interrupt request pulse, 10 times a second.

3.2.1 Clock and Display

The clock subroutine updates a realtime clock , while the display subroutine displays the header information on a set of 15 displays of 7 segment type. Alphanumeric data on the 7 segment displays is represented in special shapes and is reasonably understandable after some familiarisation. The status bits are displayed on the 8 LEDs. These form a group and are handled as another 7 segment display. This set of 16 displays as well as keyboard consisting of 24 keys, including one for reset , are controlled by the Keyboard Display controller type 8279. The display subroutine updates the display every Ø.1 seconds.

3.2.2 A/D Converter

The A/D converter subroutine implements successive approximation algorithm in software. The analog signal generated at the output of D/A converter is compared with the input signal and the comparator output sensed at one of the pins of the input port. The D/A converter is driven by 8 bit output port. The conversion process takes 8 software loops. The result is stored in the current location of the buffer, and the buffer pointer incremented. The buffer length is 9 K bytes and the data is recorded on the floppy after the whole buffer is filled up. The flow charts of the clock disply and A/D conversion subroutines have been given in Appendix B.

3.3 DETECTION OF SCINTILLATIONS

As ionospheric scintillations donot occur all the time, it is worthwhile to check for their presence by software before storing the data on floppy. Software has also to cater for the delays required for starting the FDD motor and locating the head

on the desired track. These are therfore initiated well before the actual recording of data. S index is calculated on the 8 k bytes of data collected in one cycle, and the block size for calculations is kept 256 bytes for ease of calculation on an 8 bit microprocessor.

As the first data block starts at 3010H, end of the first block is taken as 3110H and S calculated. The next block is marked from 3100 up. The result of calculations consist of 5 bytes for each block and are stored in locations 3010h up . Thus 160 bytes are used up in this process and the first block data is obliterated. Presence of scintillations is indicated by bit 7 of memory location 20B4 being reset to zero. After all the 32 blocks of data are screened for . The bit 7 is checked for 1. If it is so .the scintillation index is lower than 3 percent and the buffer pointer is initialised once again , to start the data acquisition cycle afresh without even switching on the FDD. If Bit 7 is Ø ,the drive is selected and a delay time introduced for FDD to stabilize. The data acquisition process is concurrent continues even during this delay period. S4 index for the blocks 33 and up is not calculated at this juncture. After acquiring one more block of data , the FDD motor is turned on and delay introduced. The drive is recalibrated after the current block is and the R/W head positioned over the current track. The over block is being filled this time and the end of this block stops acquisition process .

The S index is calculated for the last 4 blocks but the 4 results are not used for taking decisions for recording. The

results are stored at locations next to that of the 32nd block in the memory area 3010H to 30FF. Now full track is recorded one side at a time and motor turned off subsequently. The buffer is reinitialised and the whole recording cycle repeats itself. The track number is incremented and stored at 20B7h. If the track number becomes 28H i.e. 40, the program halts. The last track incase of 3.5 inch floppy would be 50H.

3.4 ESTIMATION OF S4 INDEX

The S index defined by Briggs and Parkin (5) can be 4 determined from the signal time series by the following expression:

$$s = [(\sum_{x=0}^{2} /n) - (\sum_{x=0}^{2})^{1/2}] / \bar{x}$$

where n is the number of elements of x.

This expression seems to be difficult to compute on an 8 bit microprocessor without arithmatic processor or multiplier chip. However since the number of samples in can be chosen to be a power of 2 , division by 2 to the power m would involve only m bit shift to the right, and in case m is chosen to be 8 i.e. if the samples are 256 in number, then the sum of 256 elements would result in a quantity expressed in 16 bits. Division of this 16 bit quantity by 256 means just using the most significant byte of the result and discarding the lower order byte. Thus choice of n=256 simplifies the operations dramatically. What remains is to calculate sum of squares $\sum x$ and sum of the series $\sum x$. While the former is of 3 byte length, the latter is defined in two bytes only. The first two bytes of the sum of squares represent the first term of the expression within the parantheses, the high byte of the sum of the series gives value of x.

een solved by preparation of look up table for squares for all numbers from $\emptyset\emptyset$ to FFH .Since the square of a number requires 2 ytes storage space, a total of 512 byte memory space would be sufficient for the square table. The table may be prepared by first principles before hand and stored at some location in the memory. The sum of squares requires 3 bytes as stated earlier and ${ t sum}$ of the series two bytes .These are stored in the block 1 of the buffer to be used for calculation of S4 index at a later stage if so desired. The square root operation can be avoided for estimation of S , just for taking the decision whether to record or not to record the current buffer contents. The S' index in percent value, may be conceived of as a binary ratio. Ro difference of the average of squares $\sum x^2/n$ and square of average $(\bar{x})^2$, to the square of average $(\bar{X})^2$, is in fact the square of S . It would be of the form 1/n for S4: equal to 1/n. Now ${f n}$ can be chosen to be a binary number in the form of 2 . For n=16 the S would be about 6 percent. It only means that the denominator is 256 times the numerator. Thus the denominator i.e. the square of the average is to be compared with the numerator multiplied by 256 or else the lo byte of the numerator . Two bit shift to left for the numerator means multiplication by 4 or a

The problem of generation of squares of binary numbers has

Value of S being larger than 6 percent may be verified by

4
1) non zero contents of the hi byte of the numerator or 2)in case
the hi byte is zero, lo byte being larger than the high byte of
the denominator. The same logic applied after shift to left for

limit of 3 percent for the S. index.

the numerator ,would mean testing for a S_4 index limit of 3 percent. The flowcharts of the subroutines have been given in Appendices C ,D and E .

The table of squares is generated in the initialization phase. Square of a number is generated by adding it to itself the same number of times. Since it is performed only during initialization, time taken for it does not matter much. The squares of 00 to FFH are stored sequentially at memory locations incremented by 2 bytes, offset from the beginning of the table being the actual number multiplied by 2 . Square of any number between 00 to FFH may be simply read out from the table by giving an offset equal to two times the number under question . to the starting address of the table.

Software to fill a certain area of RAM by a simulation signal consisting of triangular wave superimposed on DC has been incorporated. The minimum amplitude of the simulated signal, is decided by the contents of A register, increment per step by contents of E register and the number of steps by the contents of D register. It can be used to test the various sections of the software.

To summerise the average of data is calculated by adding the 256 elements and retaining the hi byte only. Squares of numbers are generated by table search and as the squares themselves occupy two bytes, the sum of squares would occupy 3 bytes. The difference between sum of squares and the square of average is to be compared with the latter. If the difference is more than 1/1024 of the square of the average, it would indicate larger than 3 percent and the recording is to be made. Data

between 0-300 millivolts also need not be recorded as it is practically below noise level. This condition is checked by average value which is stored in register pair DE. Contents of D being zero means signal very low. The sum of squares as well as the sum of data are stored at locations starting from 3010H and above. The first block starting at this location is overwritten. The header remains intact however. The subsequent blocks are selected at even locations of 3100 with interval of 256 bytes. The total number of blocks tested are 32. The S4 is tested for being larger than 3 percent and if found so the bit 7 of location 2084H is reset to zero.

4.0 CONCLUSION


A floppy disk based four channel data recorder has been designed and has been in use for recording of ionospheric scintillations since the last one year. It is an upgrade of the older model based on audio cassette. The present design utilizes a 360K DSDD floppy disk in byte serial/sector serial/track serial mode to store data in binary format. It has facility to format the floppy disk, w/o header and name, in the rudimentary fashion. Data block length has been selected to be 9 K bytes including header, to facilitate full cylinder write operation to save on time. Data discontinuity does occur during write operation but the time loss is compensated for by updating the clock. Data gap has been found to be of negligible significance for the present applications. The floppy may be read in a PC with, the help of suitable software.


5.Ø ACKNOWLEDGEMENTS

The algorithm for the calculation of S₄ index was suggested by Prof. H.Chandra and the instrument was thoroughly tested by Dr. G.D.Vyas. The author gratefully acknowledges their contribution. The SMPS design was implemented by Messrs M.B.Dadhania and R.I.Patel. Thanks are due to Messrs H.D.Parikh and G.A. Panchal for their help in fabriction of the instrument and preparation of the document.

7.Ø REFERENCES

- 1. "Four Channel Audio Cassette based Data Recorder" R.N.Misra.
 PRL Technical Note ,TN 91-71, January 1991
- 2. "Software Design and Implementation of Floppy Disk Subsystem", Microsystem Components Handbook, Vol. 2, 1985, INTEL Corporation, 3065 Bowers Avenue, Santa Clara, CA95051, USA
- 3. "Make Yourself an IBM Compatible PC Part VII, Floppy Controller, K. Padmanabhan et. al., Electronics For You July 1989.
- 4. "Floppy Disk as Data Storage Medium", R.N.Misra, PRL Technical Note (In Process)
- 5. Briggs , B.H. and I.A. Parkin , J A T P , vol 25,pp 339,1963






APPENDIX

COMPARE A, 0

RET

APPENDIX E



APPENDIX F

STEP BY STEP OPERATION

The instrument behaves like an 8085A microprocessor design kit on power on/reset and diesplays 8085 on the two 8 digit sections of the display . The recorder program is located at 6000h in EPROM and has to be copied at 2100h for operation. The step by step operation is as follows:

- 1. 63AØ GO: run program at 63AØ to copy
- 2. Insert blank floppy diskette in the floppy disk drive, close the FDD door andgive format command:

2440 GO: run format command

Now the LED in the FDD would light up and motion of head carriage may be heard, tracks are formatted one by one, and when all of the disk is formatted the LED goes off.

3. Enter the time of the day, day of the year and year in the following sequence:

Location Contents

2ØA2h Seconds

2ØA3h Minutes

2ØA4h Hours

20A5h Tens and Units of the day

20A6 Leading Zero and Hundreds

of the year

20A7 Year(19XX), 1st two digits

Subsequently , Three character station code is entered in locations 20A8, 20A9 and 20AA, for example code AHD for Ahmedabad would be enterd as:

2ØA8h 41 " A

2ØA9h 48 " H "

2ØAAh 44 " D "

4. The recorder program can now be started by :

22AØ GO: run program.

The Displays start showing Station codse, Year, Day and Time the two LED's flicker to show the channel selection and thus proper operation of the instrument.

- 5. The FDD turns on after about 15 minutes to record a track and then it turns off .Tracks already full are indicated on the 6 LED's as 6 bit binary value.This process would continue till all the 40 tacks are over, when the program halts.
- Data Read:

Insert recorded floppy in the FDD:

63AØ GO: to copy the program

2400 GO : to read track 0

The display shows header information a new Go command without address would read next track. Reset button may be used to terminate read command.

APPENDIX G

TEMPORARY STORAGE, MEMORY MAP, I/O, TIMERS

1. Display Parameter Storage:

Head Selected(HDS)

Track Count

Head No

	Address	Parameter *
	2ØA1	1/10 Seconds
	2ØA2	Seconds
	2ØA3	Minutes
	2ØA4	Hour of the Day
	2ØA5	Tens and Units of Day of the
		Year
	2ØA6	Leading Zero and Hundreds of
		the Day of the Year
	2ØA7	Year (19XX)
0.50	2ØA8	Station Code I
	2ØA9	Station Code II
	2ØAA	Station Code III
2. 0	ther Storage:	
	Stack	2ØAØ
	Sum of Squares	203F/2040/2041 , 3 bytes
	S4 count	2ØB2
	Status Byte	2ØB3
	S4 Block Count	2ØB4
	Track Count (FDD)	2ØB7
3. 8	Storage Related to Floppy	Disk Controller:
	Command Code	2040 to 2048, 9 bytes

2ØB6

2ØB7

2ØB8

```
Sector Number
                              2ØB9
4. Memory Map
                            Monitor(EPROM 2732)
    0000 to 0FFF
                             Wrap up
    1000 to 1FFF
                              RAM
     2000 to 5FFF
                              Recorder Program (EPROM 2732)
     6000 to 6FFF
     7000 to 7FFF
                              Wrap up
5. Status Byte at 20B3, Bit Assignments
                             Multiplexer
     Bits Ø and 1:
                              Tracks Full in Binary 6 bits
     Bits 2 to 7;
The same is displayed on the status LED's
6. I/O Map and Port /Timer Assignments
     Address
                              Device '
    00
                              8251 USART
                              8253 TIMER
     Ø8
          Counter Ø:
                             105
          Counter 1:
                             /30720 for 10 PPS, 3072 for
                              100 PPS during test
                              /8 38>4 Khz Clock 8251
          Counter 2:
     1Øh
                              8255
          Port B:
                              D/A Converter (output)
          Port A , PAØ;
                              Comparator Output test (input)
          Port C:
                              Channel Select bit Ø
          PCØ
          PC1
                              Channel Select bit 1
          PC2
                              Cassette T/R Motor ON/OFF
```

Mux Enable

PC3

PC4

Ø for Write

PC5, PC6, PC7

Not Used

7. Floppy Disk Controller Ports

Device Address FDC (765) FØ FDC Register F2 FDD Ø Motor On (MOT Ø) Bit Ø: FDD Ø Enable (SEL Ø) Bit 1: Terminal Count (TC) Bit 2; Reset 765 Bit 3; FDD 1 Motor ON (MOT 1) Bit 4;

8. EPROM Programmer Ports:

Bit 5;

Address	Device	Function
F4	74LS245	Data Port (Read/Write)
	/8282 latch	
F5	8282	EPROM Address Low AØ-A7
F6	8282	EPROM Address High A8-A16
F7	74174	Control Port, bit 5 enables
		output of data latch at F4
		others free

FDD 1 Enable (SEL 1)

DISPLAY DATA FORMAT

80

81

82

83

AO

4

A2

A3

DISPLAY OUTPUTS

8279 RAM 8

ō

02

03

20

05

90

6

DATA BITS SEGMENTS OFF 8

2

LED LED

Ü 05. R. 9 ₹ \supset × D6 S E3 87 25 85 6 C J **E**9 63 94 32 80 52 SA SE. 24 55 99 58 28 59 Ū J 1 Ľ Ū ۵ 4 B I Σ ပ ¥ z ш L. 0 ES C 8 S 17 9 ū 67 83 17 07 37 97 87 67 47 87 57 45 17 ſij U CC 4 2 9 α œ 85 9 90 F7 99 0 70 94 11 C 93 30 36 34 33 35 38 39 38 30 32 34 30 В BL BL В Я В * ы ∞ * 8 00 00 8 8 83 FO 20 8 08 80 7 20 2A 2F 23 28 22 54 25 26 29 20 20 27 28

DISPLAY CODE ASCII CODE

DISPLAYED CHARACTER NOTE : INPUT CODES 34 TO 3F ARE USED FOR HEX ASCII CHARACTER

NON

APPENDIX I

LIST OF COMPONENTS

A) LOGIC BOARD

INTEGRATED CIRCUITS	
1. LM 311 COMPARATOR	16. 74LS139 DUAL 2 TO 4 DECODER
2. CD 4052 DUAL 4 IP MUX	17. 1488 QUAD RS232 DRIVER
3. LM 324 QUAD OP AMP	18. 1489 QUAD RS232 LINE RCVR
4. 8255 PROGRAMMABLE PORTS	19. LM311 COMPARATOR
5. 749Ø DECADE COUNTER	2Ø. 8251 USART
6. 74Ø4 HEX INVERTER	21. 2732A 4KX8 EPROM (MONITOR)
7. 8Ø85A MICROPROCESSOR	22. 6264 8KX8 STATIC RAM
8. 74LS138 3 TO 8 DECODER	23. 6264 .
9. 7400 QUAD 2 IP NAND	24. 2732A 4KX8 EPROM (PROGRAM)
10. LM324 QUAD OPAMP	25. 74LS245 OCTAL BUS BUFFER
11. AD7533 D/A CONVERTER	26. CD 4030 QUAD 2 IP XOR
12. 8253 PROGRAMMABLE CNTR	27. CD 4011 QUAD 2 IP NAND
13. 74LS245	28. CD 4027 DUAL JK FF
14. 74LS373 OCTAL LATCH	29. CD 4040 12 STAGE COUNTER
15. 74LS245	
RESISTORS	CAPACITORS
1,R2,R3,R4,R17 2K2	C1, C2, C3, C4 Ø.001UF
6,R6,R7 ,R8,R14,R16,R24 3K3	C5, C6, C9, C1Ø, C14 Ø.1 UF
.R1Ø,R11.R12,R21.R22, 1ØK	C7 Ø.ØØ47UF
R25,R26,R27 & R28	
51K	C8 Ø.Ø2 UF

100E C11

C12

8K2

100 PF

200 PF

C15

1UF 1Ø V

DIODES D1 TO D8 1N 4148 TRANSISTORS 2N2222

ZENER DIODE 5 V

B) FDC CARD

Resistors: - 220E, 5pcs.330E, 4 pcs.1K 2pcs.1k5 2pcs.

Capacitors: -1000pF 1pc.0.1 uF 2pcs.10uF 10V 1pc.

Integrated Circuits: -

IC1	74Ø6	IC16	7 4 2Ø
IC2	7414	IC17	8282
IC3	7404	IC18	8282
IC4	7400	IC19	8282
IC5	74153	IC2Ø	74LS245
IC6	74175	IC21	74LS155
IC7	74161	IC22	74LS32
IC8	7474	IC23	74LS138
IC9	7473	IC24	74LS245
IC1Ø	74Ø6	IC25	7404
IC11	74174		\$92 -
IC12	74174		
IC13	765 (FDC)		3
IC14	7493	X4e	
IC15	74Ø4		

C) POWER SUPPLY

RESISTORS		CAPACITORS	
R1, R2, R4, R9, R1Ø	4K7	C1	47ØØ UF 25V
R3	47 K	C2, C6,C8,C11	Ø.1 UF
R5	5.6 K	C3	Ø.Ø15 UF

		Pig. See See See See See See See See See Se	
R6,R12	1 K	C4,C5	Ø.Ø1 UF
R7, R8	1ØØ E 1	W C7	47Ø UF 25V
R13	5Ø E 5	W C9	2200 UF 25V
R11	100 E	C1Ø	33 UF 25V
R14	33Ø E	C12	1000 UF 25 V
R15	22Ø E		
R16	12Ø E Ø	Ø.5 W	
R17	1K5	u u	
R18	1K8		
R19	1 K PO7		59
DIODES		TRANSISTORS	
D1 TO D12	1N54Ø8	T1, T2, T3	TIP42A
D13 TO D22	BY 159	T4	2N2222
Z1	6.2 V Ø.5 W		25 56 0
LED1	GREEN		

AIR GAP 1/32 IN

RED

23Ø V PRIMARY, 9-Ø-9 SECONDARY 2 AMP

PRIMARY 20 TURNS 18 SWG IN PARALLEL

SECONDARY 42 TURNS (INNER LAYER)

LED2

TL494CN

INTEGRATED CIRCUIT

TRANSFORMER 50 HZ

SMPS TRANSFORMER

EE CORE 7X15X3Ø MM

APPENDIX J

PROGRAM	SEGMENTS	AND SUBROUTINES RELATED TO 4 CHANNEL RECORD
S.No.	Address	Function
1	2100	Clock
2	213Ø	Display
3	216Ø	A/D Converter
4	218F	Buffer Full
5	21A6	Channel Change over
6	21B8	Multiplexer Control
7	21C8	A/D Conversion. SAR in software loop
8	21FØ	D/A Converter test loop, Ramp output
9	2200	Record Data , one cylinder 9 Kbytes
10	2230	Count Five , to compensate for time los
11	224Ø	Initialize and sense S4 occurrence coun
12	225Ø	Coppy Header
13	227Ø	Interrupt Service Routine
14	2283	Sum of squares and sum of series
15	22AØ	-: MAIN PROGRAM ENTRY POINT: -
16	22F7	Go Ahead
16	23ØØ	Display BCD packed
17	231C	Split Nibbles
18	232D	Display Hex via table at Ø384H/23dØ
19	2337	Display Alphanumeric data
2Ø	235Ø	Initialize
21	2379	Record Mode, 10 PPS to RST 7.5
22	238Ø	-: Main Initialization Call:-
23	23AØ	Write Block or cylinder

24	23BØ	Read Block or Cylinder
25	13CØ-13FF	Display Code Table
26	2400	Read one cylinder 9K bytes and display
27	2435	Copy , HL source, DE destination , BC count
28	2440	Format Disk ,9 Sectors per track ,40
29		tracks, double sided; Direct call
3Ø	2450	Copy data , HL to DE, count in BC
31	245B	Send File (Call)
32	248Ø	Initialize FDD for Read/Write
33	2490	Direct call, Write one cylinder
34	24AØ	Self Copy , Runs at 63A0
35	2 4 B6	Test 40 Tracks Over
36	24CØ	Data Transfer to PC via Serial Fort
37	24CD	Reset Carry
38	24DF	Format Loop
39	24F7	Delay Loop
4Ø	2500	Average . Sum of series in 20BA/20BBH
41	2524	Square, Data in A result in DE
42	253Ø	Calculate, S4 numerator
43	2541	Sum of squares
44	2550	Initialise sum of squares
45	256Ø	Sum of squares one value
46	2580	Store sum of squares and Sum in block 1
47	259C	Process one block
48	25B2	Block result
49	25CØ	Process 32 Blocks
5Ø	25E2	S4 count , BC numerator, DE denominator
51	2600	Test Square Table and other subroutines

52	268Ø	Square by addition method, data in A
		result in DE
53	26AØ	Store Square
54	26BØ	Generatre Square Table
55	26CØ	Fill memory by Triangular data
56	26EC	Fill memory

APPENDIX K

System Specifications

1.	Number of channels	1 to 4
2.	Input Range	Ø to +5 v
3.	Sampling Rate	i) One Channel 10 /sec
		ii) Two Channels 5 /sec
		iii) Four Channels 2.5/sec
4.	Recording Medium	360 K DSDD Mini Floppy Diskette
5.	Data Block Size	9216 Bytes (one cylinder)
6.	Power Source	230 V 50 Hz AC, OR, 12 V Lead Acid
		Battery
7:	Power consumption	20 W approx.
8.	Dimensions	3Ø5mm X38Ømm X76 mm
9.	Weight	5.Ø Kg

APPENDIX L

HEXDUMP OF FOUR CHANNEL RECORDER (FLOPPY BASED)

2100 21 A0 20 CD 25 21 FE 10 C0 CD 25 21 FE 60 C0 CD 6Ø CØ CD 25 21 FE 24 CØ CD 25 21 211Ø 25 21 FE E6 FF 212Ø CØ CD 25 21 C9 36 ØØ 23 34 7E 37 3F 27 77 C9 FF 21 A8 2Ø Ø6 Ø3 3E 9Ø D3 213Ø E5 C5 F5 81 CD 37 23 3E 21 A7 20 06 06 CD 00 23 214Ø 93 D3 81 3E 9F D3 81 3A 215Ø B3 2Ø 2F D3 8Ø F1 C1 E1 C9 DB 12 E6 F7 D3 216Ø E5 CD 59 21 2A AC 2Ø CD C8 21 23 22 AC 2Ø CD A6 217Ø 21 CD B8 21 CD 9F 21 7D B7 C2 8Ø 21 7C 32 **B4** 20 218Ø E1 C9 FF 219Ø FF DB 21AØ 12 F6 Ø8 D3 12 C9 C5 3A B3 2Ø 4F 3C E6 Ø3 47 79 21BØ E6 FC BØ 32 B3 2Ø C1 C9 C5 DB 12 E6 FC 4F 3A B3 21CØ 2Ø E6 Ø3 B1 D3 12 C1 C9 C5 Ø1 8Ø 8Ø 79 D3 11 D5 21DØ D1 DB 1Ø 1F D2 DB 21 78 2F A1 4F 3E FE AØ CA E9 21EØ 21 78 ØF 47 B1 4F C3 CD 21 71 C1 C9 FF FF FF FF 21FØ 31 AØ 2Ø CD 8Ø 23 3E ØØ D3 11 3C C3 F8 21 FF FF 22ØØ F3 CD AØ 23 ØØ CD 83 Ø1 3A B7 2Ø 3C FE 28 CA DA 221Ø 22 32 B7 20 17 17 C5 E6 FC 47 21 B3 2Ø 7E E6 Ø2 222Ø BØ 77 C1 CD 3Ø 22 3E ØØ 32 B4 2Ø C9 FF FF FF 223Ø E5 C5 ØE Ø5 C5 CD ØØ 21 C1 ØD C2 34 22 C1 E1 C9 224Ø 3E ØØ 32 B2 20 CD C0 25 3A B2 20 FE 20 C9 FF FF 225Ø D5 C5 11 AB 2Ø Ø1 Ø6 ØA 1A 77 23 1B Ø5 C2 58 22 226Ø 36 ØØ 23 ØD C2 6Ø 22 C1 D1 C9 FF FF FF FF FF FF 227Ø C5 D5 E5 F5 CD ØØ 21 CD 6Ø 21 CD 3Ø 21 F1 E1 D1 228Ø C1 FB C9 C5 Ø1 ØØ Ø1 CD 9C 25 C1 Ø5 C2 83 22 C9 22AØ 31 AØ 2Ø 21 ØØ ØØ 22 B3 2Ø CD 8Ø 23 3E ØB 3Ø 3E 22BØ Ø8 D3 12 21 ØØ 3Ø CD 5Ø 22 22 AC 2Ø FB 3E ØØ 32 22CØ B4 2Ø 3A B4 2Ø FE 51 DA C2 22 C2 D9 22 CD 4Ø 22 22DØ DA B3 22 CD 7Ø Ø1 C3 BD 22 FE 52 C2 E4 22 CD 48 22EØ Ø1 C3 BD 22 FE 53 C2 EF 22 CD 6Ø Ø1 C3 BD 22 FE 22FØ 54 CC F7 22 C3 B3 22 Ø6 Ø4 CD 83 22 CD ØØ 22 C9 2300 ØE Ø2 CD 1C 23 E5 21 F9 2Ø 7E CD 2D 23 D3 80 00 231Ø 23 ØD C2 Ø9 23 E1 2B Ø5 C2 ØØ 23 C9 7E ØF ØF ØF 232Ø ØF E6 ØF 32 F9 20 7E E6 ØF 32 FA 2Ø C9 E5 21 84 233Ø Ø3 85 6F 7E E1 2F C9 3E 9Ø D3 81 D5 5E 16 ØØ E5 234Ø 21 AØ 23 19 7E 2F E1 D3 8Ø 23 Ø5 C2 3C 23 D1 C9 235Ø 3E 3E D3 ØB 3E Ø5 D3 Ø8 3E ØØ D3 Ø8 3E 7C D3 ØB 236Ø 3E ØØ D3 Ø9 3E 78 D3 Ø9 3E BE D3 ØB 3E Ø8 D3 ØA 2370 3E 00 D3 0A 3E 90 D3 13 C9 DB 12 E6 EF D3 12 C9 238Ø CD 5Ø 23 CD 79 23 3E Ø8 D3 81 CD 2A ØF CD ØØ ØF 239Ø 21 CE 2Ø 36 C3 23 36 7Ø 23 36 22 CD BØ 26 C9 FF 23AØ 21 ØØ 3Ø Ø1 ØØ 24 3E C5 CD CC ØD C9 FF FF FF FF 23BØ 21 ØØ 3Ø Ø1 ØØ 24 3E C6 CD E1 ØD C9 FF FF FF FF 23CØ ØØ 28 22 ØØ ØØ ØØ ØØ 2Ø 93 FØ ØØ 64 Ø8 Ø4 Ø8 21 6Ø B5 F4 66 D6 D7 7Ø F7 76 77 C7 23DØ F3 93 E5 B7 17 23EØ 35 77 C7 93 E5 97 17 D3 47 4Ø E1 67 83 45 45 23FØ 37 CD Ø5 D6 87 E3 C1 C1 25 E6 B5 93 46 FØ

```
31 AØ 2Ø CD 8Ø 24 CD BØ 23 3A B7 2Ø 3C 32 B7
                                                 20
2400
241Ø 21 ØØ 3Ø 11 AB 2Ø Ø1 ØA ØØ CD 35 24 CD 3Ø 21
                                                 CD
2420 60 01 CF C3 06 24 FF FF FF FF FF FF FF FF
                                                 FF
                      12 23 1B ØB 78 B1
                                              24
                                                 C9
                                           35
                                        C2
243Ø FF FF FF FF FF 7E
                      CD EØ 24 CD 83 Ø1
                                        CF FF FF
                8Ø 24
           2Ø CD
244Ø 31 AØ
                                           1Ø CD EB
             13 ØB 78 B1 C9 FF FF FF C5
                                        1E
245Ø 7E
       12
          23
          2Ø CD FA Ø7 7E CD C7 Ø6 C1 ØB 78 B1 C8 C5
246Ø Ø5 ØE
                         24 7B A7 CA 5C 24
                                           C3 66 24
       1D 7B FE Ø8 CA 61
2470 23
                                        C9 FF FF
                                                 FF
248Ø CD 2A ØF CD ØØ ØF CD 7Ø Ø1 CD 48 Ø1
                                        CF FF FF FF
249Ø 31 AØ 2Ø CD 8Ø 24 CD AØ 23 CD 83 Ø1
                                  ØØ Ø8 CD 5Ø 63
                                                 C2
       AØ 2Ø 21 ØØ 6Ø 11 ØØ 21 Ø1
24AØ 31
          CF CA BE 24 FE 28 CA CD 24 CD 60 01
                                               37
                                                 C9
       63
24BØ AC
                                              3F C9
        AØ 2Ø 21 ØØ 3Ø Ø1 ØØ 24 CD 5B 24 CF 37
24CØ 31
24 35 2B 34 7E
          ØE 21 B8 20 7E E6 Ø1 CA DF
24EØ CD A1
24FØ CD B6 24 DA EØ 24 C9 D5 11 FF FF CD F1 Ø5 D1 C9
2500 E5 21 00 00 22 BA 20 E1 D5 5E 16 00 E5 2A BA 20
          BA 20 E1 23 0B 78 B1 C2 09 25 D1 C9 FF FF
2510 19 22
252Ø FF FF FF FF 21 ØØ 28 5F 16 ØØ 19 19 5E 23 56 C9
253Ø 3A BB 2Ø CD 24 25 2A 4Ø 2Ø E5 D5 CD 51 ØF D1 E1
254Ø C9 CD 5Ø 25 CD 6Ø 25 23 ØB 78 B1 C2 44 25 C9 FF
                                  36 ØØ E1 C9 FF FF
           3F 2Ø 36 ØØ 23
                         36 ØØ 23
255Ø E5 21
2560 7E E5 CD 24 25 21 3F 20 7B 8E 77 23 7A 8E
                                              77 23
2570 3E 00 8E 77 E1 C9 FF FF FF FF FF FF FF FF FF
                         1A 77 23 13 Ø5 C2 87 25 3A
              3F 2Ø Ø6 Ø3
258Ø D5 C5 11
              23 3A BB 20 77 23 C1 D1 C9 E5 C5 CD 00
259Ø BA 2Ø 77
25AØ 25 C1 E1 CD 41 25 E5 2A BC 2Ø CD 8Ø 25 22 BC 2Ø
25BØ E1 C9 CD 9C 25 E5 CD 33 25 CD E2 25 E1 C9 FF FF
        1Ø 3Ø 22 BC 2Ø Ø6 2Ø C5 Ø1 ØØ Ø1 CD B2 25 C1
25CØ 21
25DØ Ø5 21 ØØ 31 C5 Ø1 ØØ Ø1 CD B2 25 C1 Ø5 C2 D4 25
           7A B7 C8 78 B7 C2 F4 25 79 BA D2 F4 25 37
25EØ C9 FF
        17 BA D8 3A B2 2Ø 3C 32 B2 2Ø C9 FF FF FF FF
25FØ 3F
                                   ØØ Ø1 E5 C5 CD 41
           2Ø CD BØ 26 21 ØØ 3Ø Ø1
26ØØ 31 AØ
                                               FF FF
              CD 00 25 CD 30 25 CF FF
                                         FF
                                            FF
                                      FF
           E1
2610 25
        C1
           FF FF FF FF FF FF FF FF
                                               FF FF
                                         FF FF
262Ø FF FF
                                         FF FF FF FF
                    FF FF FF FF FF FF
263Ø FF FF
           FF FF FF
                                               FF FF
                                            FF
                             FF FF FF
                                      FF
                                         FF
           FF FF FF FF
                       FF FF
264Ø FF FF
                             FF FF FF FF FF
                                               FF FF
           FF FF FF FF
                       FF
                          FF
 265Ø FF FF
                             FF FF FF FF FF
                                               FF FF
                    FF FF FF
              FF FF
 266Ø FF
        FF
           FF
 267Ø FF FF FF FF FF FF FF
                                            FF
                                               FF FF
                             FF FF FF FF FF
           ØØ ØØ F5 5F 16 ØØ ØØ B7 CA 93 26 19
                                               3D C2
 268Ø E5 21
           EB F1 E1 C9 FF FF FF FF FF FF FF FF FF
 269Ø 8D 26
                             73 23 72 E1
                                         C9 FF FF FF
              16 ØØ 19 19 D1
           5F
 26AØ E5 D5
              3E ØØ CD 8Ø 26 CD AØ 26 3C C2 B5 26 C9
 26BØ 21 ØØ 28
                 23 77 ØB 78 B1 CA E8 26
                                         1D C2 C2 26
 26CØ 77 D5
           7E
              82
                       ØB 78 B1 CA E8 26
                                         1D C2 D2 26
           7E 92 23 77
 26DØ D1 D5
        C3 C1 26 FF FF FF FF D1 C9 FF FF
                                         31 AØ 2Ø 21
 26EØ D1
 26FØ ØØ 3Ø Ø1 ØØ 2Ø 11 Ø4 Ø1 3E ØF CD CØ 26 CF FF FF
```

APPENDIX M

DISASSEMBLED SOFTWARE

" CLOCK SUBROUTINE "

	323311 232113	
CD2521 FE1Ø CØ CD2521	CALL 2125 CPI 1Ø RNZ CALL 2125	: 1Ø PULSES OVER ? : RETURN IF NOT : COUNT SECONDS : 6Ø SECONDS ? : RETURN IF NOT YET : COUNT MINUTES : 6Ø MINUTES ? : RETURN IF NOT : COUNT HOURS : 24 HOURS ? : RETURN TILL ONE DAY OVER : COUNT DAYS : 99 DAYS ? : RETURN TILL 1ØØ DAYS : COUNT DAYS ×1ØØ
LOAD ZERO	AND ADVANCE	MEM POINTER , USED BY CLOCK
36ØØ 23 34 7E 37 3F 27	MVI M,00 INX H INR M MOV A,M STC CMC DAA MOV M,A	RESET MEM NEXT LOCATION INCREMENTD VALUE ADJUSTED FOR DECIMAL COUNTING
	" DISPLAY"	
C5 F5	PUSH B PUSH PSW	POINT TO STATION CODE ASCII CHAR TO BE DISPLAYED CODE TO 8279 CONTROL REG. DISPLAY 2 , ALPHA TH DISPLAY UP FOR NUMERIC CODE TO 8279 POINT TO YEAR DAYS TIME BYTES
	CD2521 FE10 C0 CD2521 FE60 CD2521 FE60 CD2521 FE24 C0 CD2521 E6FF C0 CD2521 C9 LOAD ZERO 3600 23 34 7E 37 3F 27 77 C9 E5 C5 F5 21A820 0603 3E90 D381 CD3723 3E93	CD2521 CALL 2125 FE1Ø CPI 1Ø CØ RNZ CD2521 CALL 2125 FE6Ø CPI 6Ø CØ RNZ CD2521 CALL 2125 FE6Ø CPI 6Ø CØ RNZ CD2521 CALL 2125 FE2Ø CPI 24 CØ RNZ CD2521 CALL 2125 FE24 CPI 24 CØ RNZ CD2521 CALL 2125 E6FF ANI FF CØ RNZ CD2521 CALL 2125 C9 RET LOAD ZERO AND ADVANCE 36ØØ MVI M.ØØ 23 INX H 34 INR M 7E MOV A,M 37 STC 3F CMC 27 DAA 77 MOV M.A C9 RET " DISPLAY" E5 PUSH H C5 PUSH B F5 PUSH PSW 21A82Ø LXI H.2ØA8 Ø6Ø3 MVI B.Ø3 3E9Ø MVI A.9Ø D381 OUT 81 CD3723 CALL 2337 3E93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 3E93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 3E93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 3E93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 ASE93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 ASE93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 ASE93 MVI A.93 D381 OUT 81 CD3723 CALL 2337 ASE95 MVI A.95

```
3AB32Ø LDA 2ØB3 : TO DISPLAY STATUS BYTE
2F CMA : PREPARE FOR DISPLAY
D38Ø OUT 8Ø : BEFORE SENDING TO 8279
F1 POP PSW : RESTORE
C1 POP B : REGS.
 214F
2152
                             2F
D38Ø
F1
 2153
 2155
 2156 C1
2157 E1
2158 C9
                                                                     RET
                                                                                     " ENABLE MUX"
2159 DB12 IN 12 ; PORT C
215B E6F7 ANI F7 ; BIT 3 =Ø
215D D312 OUT 12 ; TO ENABLE MUX
215F C9 RET ;
                                                                    "A/D CONVERTER "
                                 E5 PUSH H ; SAVE MEM POINTER
CD5921 CALL 2159 ; CALL ENABLE MUX
2AAC2Ø LHLD 2ØAC ; LOAD DATA POINTER
CDC821 CALL 21C8 ; CALL CONVERT AND STORE
  2160
  2161
  2164

        2167
        CDC821
        CALL 21C8
        ; CALL CONVERT AND STORE

        216A
        23
        INX H
        ; ADVANCE MEM POINTER

        216B
        22AC2Ø
        SHLD 2ØAC
        ; AND SAVE BACK

        216E
        CDA621
        CALL 21A6
        ; CALL STATUS UPDATE AND

        2171
        CDB821
        CALL 21B8
        ; MUX UPDATE

        2174
        CD9F21
        CALL 219F
        ; CALL DISABLE MUX

        2177
        7D
        MOV A.L
        ; MEM CINTER LO BYTE

        2178
        B7
        ORA A
        ; TESTED FOR ZERO

        2179
        C28Ø21
        JNZ 218Ø
        ; IF NO THEN RETURN

        217C
        7C
        MOV A.H
        ; ELSE HI BYTE

        217D
        32B42Ø
        STA 2ØB4
        ; STORED AT 2ØB4H

        218Ø
        E1
        POP H
        ; RESTORE

        2181
        C9
        RET
        ; AND RETURN

  2167
                                                                                    POP H
RET
                                                                                                                                               : AND RETURN
                                 C9
    2181
                                         "DISABLE MULTIPLEXER"
   219F DB12 IN 12 ; PORT C BIT 3
21A1 F6Ø8 ORI Ø8 ; MADE 1
21A3 D312 OUT 12 ; TO DISABLE MUX
                                                                                     RET
                                 C9
    21A5
                                           "STATUS UPDATE"

      21A6
      C5
      PUSH B
      ; SAVE COUNT

      21A7
      3AB32Ø
      LDA 2ØB3
      ; GET STATUS BYTE

      21AA
      4F
      MOV C.A
      ; SAVE IN C REG.

      21AB
      3C
      INR A
      ; INCREMENT MUX COUNT

      21AC
      E6Ø3
      ANI Ø3
      ; TO SELECT NEXT CHANNEL

      21AE
      47
      MOV B.A
      ; SAVE 2 LO BITS IN B REG

      21AF
      79
      MOV A.C
      ; GET OLD STATUS BACK

      21BØ
      E6FC
      ANI FC
      ; REJECT MUX BITS

      21B2
      BØ
      ORA B
      ; 'OR' WITH NEW BITS

      21B3
      32B32Ø
      STA 2ØB3
      ; STORE NEW STATUS

      21B6
      C1
      POP B
      ; RESTORE

      21B7
      C9
      RET
      ;

                                      C9
                                                                                    RET
     21B7
```

"MULTIPLEXER UPDATE"

	MOLI	IPLEXER UPDATE	<u>.</u>
21B8 21B9 21BB 21BD 21BE 21C1 21C3 21C4 21C6 21C7	DB12 E6FC 4F 3AB32Ø E6Ø3 B1 D312	IN 12	: SAVE COUNT : READ PORT C TO GET MUX STATUS : KILL MUX BITS : SAVE THE REST : NEW STATUS : LO 2 BITS ARE MUX BITS : 'OR' MUX BITS TO REST OLD : AND OUTPUT
	"CONV	ERT AND STORE	(SUCCESSIVE APPROX. METHOD)"
21DF	AØ <i>CAEB21</i> 78 ØF	ANA E JZ 21E9 MOV A,B RRC MOV B,A	SAVE COUNT INIT BC GET DATA FROM C REG. OUT TO B PORT FOR D/A SAVE DE AND RESTORE , TIME WAS NEEDED FOR D/A , TIME WAS NEEDED FOR D/A , TIME WAS NEEDED FOR D/A STABILIZATION, READ COMPARATOR OUTPUT ,BIT Ø OF PORT A OUTPUT ZERO MEANS LESS THAN INPUT IF MORE THAN IT THEN. COMPLEMENT CURRENT BIT SET TO ZERO SAVE IT ALL BEITS OVER THEN STORE AND RET.ELSE MOVE TO NEXT MSB DO SUCCESSIVE APPROX. SAVE IN C REG. REPEAT FOR ALL BITS
	STORE	AND RETURN	
21EB 21EC 21ED	71 C1 C9	MOV M,C POP B RET	
1FØ 1F3 1F6 1F8			

3C INR A : NEXT STEP C3F821 JMP 21F8 : AND REPEAT TO GET RAMP

: OUTPUT TO D/A CONVERTER

OUT 11

"RECORD DATA"

9X1Ø24 BYTES ON A CYLINDER, BOTH SIDES OF A TRACK

2200	F3 CDAØ23 ØØ	DI CALL 23AØ NOP		DISABLE INTERRUPTS, STOP DATA ACQ CALL 'RECORD CYLINDER'
22Ø4 22Ø5 22Ø8	CD83Ø1 3AB72Ø	CALL Ø183 LDA 2ØB7	;	STOP FDD MOTOR TRACK COUNT
. 22ØB	3C ·	INR A		ADVANCED
22ØC 22ØE	FE28	CPI 28 JZ 22DA		4Ø TRACKS OVER ? IF YES THEN HALT!!
2211	32B72Ø	STA 2ØB7	;	ELSE STORE BACK TRACK COUNT
2214	17	RAL	;	SHIFT TRACK COUNT
2215	17	RAL		BY 2 PLACES TO GET 6 BITS IN STATUS HI BITS AS TRACK COUNT KILL LO 2 BITS . SAVE BC SAVE STATUS 6 HI BITS IN B REG POINT TO STATUS GET CURRENT STATUS IN A REG. KILL HI 6 BITS TO UPDATE TRACK COUNT
2216 2217	C5 E6FC	ANT TO		STATUS HI BITS AS TRACK COUNT KILL LO 2 BITS . SAVE BC
2219	47	MOV B.A	:	SAVE STATUS 6 HI BITS IN B REG
221A	47 21B32Ø	LXI H, 2ØB3	;	POINT TO STATUS
221D	7E	MOV A,M	;	GET CURRENT STATUS IN A REG.
221E 222Ø	E6Ø2	ANI Ø2	•	KILL HI 6 BITS TO UPDATE
2220	BØ 77	MOV M, A	•	STORE BACK STATUS
0000	~ 1	DOD D		
2223	CD3Ø22	CALL 223Ø	;	CALL 'COUNT FIVE'
2226	3EØØ	MVI A,00	;	INIT .
2228 222B		STA 20B4 RET	•	HI OF MEM POINTER
			> 8	
	COUNT		> 8	
223Ø	COUNT I	FIVE PUSH H	;	
223Ø 2231	COUNT I	FIVE PUSH H PUSH B		SAVE REGS.
223Ø 2231 2232	COUNT I E5 C5 ØEØ5	FIVE PUSH H PUSH B MVI C,Ø5		COUNT IN C REG
223Ø 2231 2232 2234	COUNT I E5 C5 ØEØ5 C5	PUSH H PUSH B MYI C,Ø5 PUSH B	;	COUNT IN C REG SAVE
223Ø 2231 2232	COUNT I E5 C5 ØEØ5	FIVE PUSH H PUSH B MVI C,Ø5	;	COUNT IN C REG
223Ø 2231 2232 2234 2235 2238 2239	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD	PUSH H PUSH B MVI C,Ø5 PUSH B CALL 21ØØ POP B DCR C	;	COUNT IN C REG SAVE COUNT 1/10 SEC
223Ø 2231 2232 2234 2235 2238 2239 223A	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234	;	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT
223Ø 2231 2232 2234 2235 2238 2239 223A 223D	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1	PUSH H PUSH B MVI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B	;	COUNT IN C REG SAVE COUNT 1/10 SEC
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H	;	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT
223Ø 2231 2232 2234 2235 2238 2239 223A 223D	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1	PUSH H PUSH B MVI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B	: : : : : : : : : : : : : : : : : : : :	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H	: : : : : : : : : : : : : : : : : : : :	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E 223F	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1 C9	PUSH H PUSH B MVI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H RET AND SENSE S4	COL	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E 223F	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1 C9 "INIT A	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H RET AND SENSE S4 MVI A,ØØ STA 2ØB2	cot	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING UNT" INITIALIZE S4 COUNT
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E 223F	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1 C9 "INIT A	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H RET AND SENSE S4 MVI A,ØØ STA 2ØB2 CALL 25CØ	cot	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING UNT" INITIALIZE S4 COUNT CALL 'CALCULATE S4 AND ITS COUNT'
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E 223F	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1 C9 "INIT A 3EØØ 32B22Ø CDCØ25 3AB22Ø	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H RET AND SENSE S4 MYI A,ØØ STA 2ØB2 CALL 25CØ LDA 2ØB2	cot	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING UNT" INITIALIZE S4 COUNT CALL 'CALCULATE S4 AND ITS COUNT' GET CURRENT S4 COUNT
223Ø 2231 2232 2234 2235 2238 2239 223A 223D 223E 223F	COUNT I E5 C5 ØEØ5 C5 CDØØ21 C1 ØD C23422 C1 E1 C9 "INIT A	PUSH H PUSH B MYI C,Ø5 PUSH B CALL 21ØØ POP B DCR C JNZ 2234 POP B POP H RET AND SENSE S4 MVI A,ØØ STA 2ØB2 CALL 25CØ	cot	COUNT IN C REG SAVE COUNT 1/10 SEC COUNT TILL FIVE TIMES TO ACCOUNT FOR LOSS OF TIME IN RECORDING UNT" INITIALIZE S4 COUNT CALL 'CALCULATE S4 AND ITS COUNT'

"COPY HEADER"

225Ø	D5	PUSH D	;	. €	
2251	C5	PUSH B	:	SAVE REGS.	
2252	11AB2Ø	LXI D,2ØAB	;	POINT DE TO HEADER	
2255	Ø1Ø6ØA	LXI B,ØAØ6	;	10 BYTES HEADER COUNT, 6 FOR 0	
2258	1 A	LDAX D	:	GET HEADER BYTE	
2259	77	MOV M, A	;	STORE IN MEM POINTED BY HL	
225A	23	INX H	;	NEXT UP LOC BY HL	
225B	1B	DCX D	;	NEXT DOWN LOC BY DE	
225C	Ø5	DCR B	;	COUNT HEADER BYTES	
225D	C25822	JNZ 2258	;	IF 10 BYTES OVER THEN	
226Ø	3600	MVI M,ØØ	;	LOAD SIX ØØ IN COSECUTIVE	
2262	23	INX H	•	LOCATIONS	
2263	ØD	DCR C	;		
2264	C26Ø22	JNZ 2260	;	4 2	
2267	C1	POP B	;		
2268	D1	POP D	:	RESTORE	
2269	C9	RET	;		

"INTERRUPT SERVICE ROUTINE"

227Ø	C5	PUSH B	: SAVE ALL
2271	D5	PUSH D	: REGISTERS
2272	E5	PUSH H	•
2273	F5	PUSH PSW	;
2274	CDØØ21	CALL 2100	; CALL 'CLOCK'
2277	CD6Ø21	CALL 2160	; CALL 'A/D CONVERTER'
227A	CD3Ø21	CALL 213Ø	; CALL 'DISPLAY'
227D	F1	POP PSW	; RESTORE
227E	E1	POP H	; ALL
227F	D1	POP D	: REGISTERS
228Ø	C1	POP B	:
2281	FB	EI	: ENABLE INTERRUPTS
2282	C9	RET	:

"SUM OF SQUARES AND SUM OF SERIES FOR M BLOCKS"

2283	C5	PUSH B	;				•	
2284	010001	LXI B,0100	; BLC	OCK SI	ZE 25	6 BY	TES	
2287	CD9C25	CALL 259C						STORE'
228A	C1	POP B				1747/2011		
228B	Ø5	DCR B	: COL	M' TNU	' AS	IN B	REG	
228C	C28322	JNZ 2283	Test Constant and Constant	PEAT M				
228F	C9	RET				-		

"MAIN PROGRAM ENTRY POINT"

22AF 22B1 22B3 22B6	210000 22B320 CD8023 3E0B 30 3E08 D312 210030 CD5022	SHLD 20B3 ; CALL 2380 ; MYI A.0B ; SIM ; MYI A.08 ; OUT 12 ; LXI H.3000 ; CALL 2250 ;	INIT STACK AND STATUS BYTE , BLOCK COUNT INIT PORTS AND TIMERS ENABLE RST 7.5 SET UP RECORD MODE TO CONNECT 10 PPS PULSES TO RST 7.5 INIT MEMORY POINTER CALL 'COPY HEADER' STORE BACK MEM POINTER ENABLE INTERRUPT INIT BLOCK COUNT GET BLOCK COUNT 32 BLOCKS STORED IN RAM ? IF LESS THEN WAIT TILL THEN IF COUNT MORE THAN 51, JUMPOVER CALL 'INIT AND SENSE S4 COUNT' S4 COUNT LESS THAN 32 THEN REPEAT ACQUISITION FROM START, ELSE CALL 'FDD MOTOR ON', AND CONTINUE
že		OUNT MORE THAN	. 20 15
22DB 22DE	C2E422 CD48Ø1	JNZ 22E4 ; CALL Ø148 ;	TEST FOR BLOCK COUNT 52 IF MORE THEN JUMPOVER ELSE CALL 'RECALIBRATE', GO TO TR ØØ CONTINUE ACQUISITION
	BLOCK C	OUNT MORE THAN	52
22E9	CD6ØØ1	CALL Ø16Ø ;	COUNT =53 ? IF LARGER THEN JUMPOVER ELSE CALL 'SEEK' POSITION HEAD THEN CONTINUE
	BLOCK C	OUNT MORE THAN	53
22EF 22F1 22F4	FE54 CCF722 C3B322	CZ 22F7 ;	COUNT =54 ? IF YES THEN CALL 'GO AHEAD' THEN START AFRESH
	9 K DATA	OVER, GO AHEA	D _
22F7 22F9 22FC 22FF		CALL 2283 ;	4 BLOCK DATA ACQUIRED AFTER CALL 'SUM OF SQUARESBLOCKS' CALL 'RECORD DATA'

" DISPLAY PACKED BCD (2 DECIMAL IN ONE BYTE)"

		24	
23ØØ 23Ø2	ØEØ2 CD1C23	MVI C.Ø2 ; CALL 231C ;	NIBBLE COUNT CALL SPLIT
23Ø5 23Ø6	E5 21F92Ø	PUSH H :	GET DISPLAY CODE
23Ø9 23ØA 23ØD	7E CD2D23 D38Ø	MOV A.M ; CALL 232D ; OUT 8Ø ;	DISPLAY 2 DIGITS VIA 8279
23ØF 231Ø	ØØ 23	NOP ;	NEXT DATA
2311	ØD ·	DCR C ;	
2312 2315	C2Ø923 E1	JNZ 23Ø9 :	DISPLAY ALL
2316	2B	DCX H ;	2 e
2317 2318	Ø5 C2ØØ23	DCR B : JNZ 2300 :	
231B	C9	RET ;	*
	" SPLI	T NIBBLES"	
231C	7E	MOV A.M ;	
231D 231E	ØF ØF	RRC ;	HI NIBBLE
231F	ØF	RRC ;	
232Ø 2321	ØF E6ØF	RRC :	SELECTED
2323	32F92Ø	STA 2ØF9 ;	SAVE IT
2326 2327	7E E6ØF	MOV A, M ; ANI ØF ;	GET LO NIBBLE
2329	32FA2Ø	STA 20FA :	STORE NEXT
232C	C9	RET ;	
	" DISPLA	Y HEX DATA VIA	TABLE AT Ø384 (ALSO AT 23DØ)"
232D		PUSH H ;	
232E	2184Ø3	And the second of the second o	SYMBOL TABLE
2331 2332	85 6F	ADD L : MOV L.A :	POINT TO ENTRY CORRESPONDING TO DATA IN A
2333	7E	MOV A,M	GET CODE IN A
2334	E1	POP H ;	Value Colores Successive Colores Color
2335 2336	2F C9	CMA :	COMPLEMENT TO DISPLAY
		Y ALPHANUMERIC	DATA"
0007			
2337 2339	3E9Ø D381	MVI A.9Ø ; OUT 81 ;	CODE TO 8279
233B	D5	PUSH D ;	
233C	5E		DATA IN E REG.
233D 233F	1600 E5	MVI D.ØØ ; PUSH H ;	INIT D SAVE HL
234Ø	21AØ23		HL POINTS TO TABLE
2343	19	DAD D ;	POINT TO CODE

MOV A,M CMA POP H OUT 8Ø INX H DCR B JNZ 233C POP D RET	GET TABLE ENTRY COMPLEMENT TO DISPLAY VIA 8279 NEXT LOCATION COUNT CHAR DISPLAY ALL CHAR
ALIZATION OF	PORTS AND TIMERS"
OUT ØB MVI A,Ø5 OUT Ø8 MVI A,ØØ OUT Ø8 MVI A,7C OUT ØB MVI A,ØØ OUT Ø9 MVI A,78 OUT Ø9 MVI A,BE OUT ØB MVI A,BE OUT ØB MVI A,ØØ OUT ØA MVI A,ØØ OUT ØA MVI A,ØØ OUT ØA	HI BYTE ØØ CNTR 1 MODE 2 . LSB FIRST LSB ØØ MSB 12Ø . DIVIDE BY 78ØØH OR 3Ø72Ø DECIMAL OUT 1Ø PPS CNTR 2 MODE 3 LSB FIRST DIVIDE BY 8 HI BYTE ØØ
	S TO RST 7.5 ENABLED"
	: BIT 4 OF : FORT C MADE ZERO :
ALIZATION SU	BROUTINES CALLED"
CALL 2350 CALL 2379 MVI A.Ø8 OUT 81 CALL ØF2A CALL ØFØØ LXI H.2ØCE MVI M.C3 INX H MVI M.7Ø INX H MVI M.70	CALL 'INIT PORTS AND TIMERS' CALL RECORD MODE CODE FOR 8279 16 DISPLAYS , SCAN KEYBOARD RESET TO FDC SPECIFY TO FDC INIT RST 7.5 TO POINT TO 2270H
	CMA POP H OUT 8Ø INX H DCR B JNZ 233C POP D RET ALIZATION OF MVI A, 3E OUT ØB MVI A, ØØ OUT Ø8 MVI A, ØØ OUT Ø8 MVI A, 7C OUT ØB MVI A, 7C OUT ØB MVI A, 78 OUT Ø9 MVI A, 8E OUT Ø9 MVI A, 8B OUT ØA MVI A, ØØ OUT 13 RET CALL 235Ø CALL 2379 MVI A, Ø8 OUT 81 CALL 2379 MVI A, Ø8 OUT 81 CALL ØFØØ LXI H, 2ØCE MVI M, C3 INX H MVI M, 7Ø INX H

	CDBØ26 C9		CALL 'GENERATE TABLE OF SQUARES'
	"WRITE	BLOCK OR CYLII	NDER"
23AØ 23A3 23A6 23A8 23AB	210030 010024 3EC5 CDCC0D C9	LXI H.3000 LXI B.2400 MVI A.C5 CALL 0DCC RET	DATA POINTER BYTE COUNTER DECIDES SIZE MULTITRACK WRITE, MFM EXECUTE CODE IN MONITOR
	"READ B	LOCK OR CYLIN	DER"
23BØ 23B3 23B6 23B8 23BB	210030 010024 3EC6 CDE10D C9	LXI H,3000 LXI B,2400 MVI A,C6 CALL 0DE1 RET	; MEMORY POINTER ; SIZE ; MULTI TRACK, MFM READ ; EXECUTE IN MONITOR
		"DISPLAY TABLE	Ε"
23DØ F3 23EØ 35	6Ø B5 F4 77 C7 93	66 D6 D7 7Ø F' E5 97 17 D3 4'	3 FØ ØØ 64 Ø8 Ø4 Ø8 21 7 76 77 C7 93 E5 B7 17 7 4Ø E1 67 83 45 45 C5 5 E6 B5 93 46 FØ 32 8Ø
0.00	" READ	ONE TRACK AND	WAIT FOR NEXT"
24Ø9 24ØC 24ØD 241Ø 2413	CD8Ø24 CDBØ23 3AB72Ø 3C 32B72Ø 21ØØ3Ø 11AB2Ø Ø1ØAØØ	CALL 248Ø CALL 23BØ LDA 2ØB7 INR A STA 2ØB7 LXI H.3ØØØ LXI D.2ØAB LXI B.ØØØA CALL 2435 CALL 213Ø CALL Ø16Ø	STACK INITIALIZED CALL 'INIT FDD FOR READ/WRITE' CALL 'READ BLOCK' TRACK NUMBER INCREMENTED AND STORED DATA POINTER DISPLAY AREA DISPLAY DATA COUNT COPY HEADER DISPLAY CALL 'NEXT TRACK' WAIT FOR
2423	C3Ø624	JMF 24Ø6	NEXT TRACK BY GO COMMAND
	"COPY H	EADER"	
2435 2436 2437 2438 2439 243A 243B 243C 243F	7E 12 23 1B ØB 78 B1 C23524	STAX D INX H	HEADER FROM DATA COPIED TO DISPLAY AREA AS IN DE NEXT HIGHER DATA LOWER DISPLAY LOC COUNT COPY ALL

"FORMAT DISK, DSDD 360 KBYTE, 9 SECTORS 512 BYTE, 40	"FORMAT	DISK.	DSDD	360	KBYTE.	9	SECTORS	512	BYTE	40	7	rR
--	---------	-------	------	-----	--------	---	---------	-----	------	----	---	----

	roluin	i Dibk, Dodd	DOD RELLE, S BECTORS SIZ BITE, 40 1				
244Ø 2443 2446 2449 244C		CALL 248Ø CALL 24EØ	; STACK INIT ; CALL 'INIT FDD FOR READ/WRITE' ; CALL ' FORMAT' ; CALL 'FDD MOTOR OFF' ; WAIT NEXT COMMAND FROM MONITOR				
	"COPY	DATA HL TO DE	COUNT IN BC"				
245Ø 2451 2452 2453 2454 2455 2456 2457	12 23 13 ØB	MOV A,M STAX D INX H INX D DCX B MOV A,B ORA C RET	DATA FROM MEM BY HL COPIED TO THAT POINTED BY DE ADVANCE POINTERS COUNT				
"SEND FILE FULL BLOCK"							
245C 245E	C5 1E1Ø CDEBØ5 ØE2Ø CDFAØ7 7E CDC7Ø6 C1 ØB 78 B1 C8 C5 23 1D 7B FEØ8 CA6124 7B A7 CA5C24 C36624	PUSH B MVI E.10 CALL Ø5EB MVI C.20 CALL Ø7FA MOV A,M CALL Ø6C7 POP B DCX B MOV A,B ORA C RZ PUSH B INX H DCR E MOV A,E CPI Ø8 JZ 2461 MOV A,E ANA A JZ 245C JMP 2466	SEND A SPACE GET BYTE				
	"INITI	ALIZE FDD FORI	E READ/WRITE"				
248Ø 2483 2486 2489 248C	CD2AØF CDØØØF CD7ØØ1 CD48Ø1 C9	CALL ØF2A CALL ØFØØ CALL Ø17Ø CALL Ø148 RET	CALL 'RESET FDC' CALL 'SPECIFY' CALL 'FDD MOTOR ON' CALL 'RECLIBRATE TR OO'				

"DIRECT WRITE ONE CYLINDER, USED FOR TESTING"

		- marin one	TESTING
249Ø 2493 2496 2499 249C	CD8Ø24 CDAØ23 CD83Ø1	CALL 248Ø CALL 23AØ CALL Ø183	: INIT STACK ; CALL 'INIT FDC FOR READ/WRITE' : CALL 'WRITE BLOCK' ; CALL 'FDD MOTOR OFF' : WAIT MONITOR
	"SELF	COPY , RUNS I	F EPROM IN 6ØØØH"
24AC 24AF	210060 110021 010008 CD5063 C2AC63	LXI D,2100 LXI B,0800 CALL 6350 JNZ 63AC	; EPROM POINTER
	"TEST 4	10 TRACKS"	
	37	CPI 28 JZ 24CD CALL Ø16Ø STC RET	: 40 TRACKS OVER ? : IF YES IT'S END, SHOW BY CARRY 0 : ELSE GO NEXT TRACK : CARRY ONE · : RETURN
	"FILE T	RASFER ASCII	
24C3 24C6	31AØ2Ø 21ØØ3Ø Ø1ØØ24 CD5B24 CF	LXI B,2400	; DATA POINTER ; 9 K DATA ; CALL 'SEND FILE FULL BLOCK'
	"RESET	CARRY"	
24CD 24CE 24CF	37 3F C9	STC CMC RET	
	"FORMAT	u	
24DF 24EØ 24E3 24E6 24E7 24E9 24EC 24ED 24EE 24EF 24FF 24FØ 24F3	34 CDA1ØE 21B82Ø 7E E6Ø1 CADF24 35 2B 34 7E CDB624 DAEØ24	CALL ØEA1 LXI H, 2ØB8 MOV A, M ANI Ø1 JZ 24DF DCR M DCX H INR M MOV A, M CALL 24B6	: MEMORY INCREMENTED, HEAD 1 : CALL 'FORMAT TRACK' : HEAD NUMBER : IN ACC. : HEAD 1 ? : IF NOT THEN CHANGE TO HEAD 1 : IF IT WAS THEN MAKE IT HEAD Ø : POINT TO TRACK NO : NEXT TRACK : NUMBER IN ACC : TEST LAST TRACK : IF NOT THEN FORMAT MORE

24F6	C9 "DELA	RET Y LOOP" Ø.5	: ELSE ALL OVER SEC ?
24F7 24F8 24FB 24FE 24FF	D5 11FFFF CDF1Ø5 D1 C9	PUSH D LXI D.FFF CALL Ø5F1 POP D RET	F : DE HOLDS 64 K : CALL 'DELAY'
	"AVER	AGE, ADDS N	VALUES ,N AS IN BC .
		RESULT AT 201	BA/BBH"
25ØØ 25Ø1 25Ø4 25Ø7 25Ø8 25Ø9 25ØD 251Ø 2511 2514 2515 2516 2517 2518 2519 251A 251D 251E	E5 210000 22BA20 E1 D5 5E 1600 E5 2ABA20 19 22BA20 E1 23 23 0B 78 B1 C20925 D1 C9	PUSH H LXI H.00000 SHLD 20BA POP H PUSH D MOV E.M MVI D.00 PUSH H LHLD 20BA DAD D SHLD 20BA POP H INX H INX H INX H DCX B MOV A.P ORA C JNZ 2509 POP D RET	AND SUM AS WELL DATA IN E
	"SQUAR	E, DATA IN A F	RESULT IN DE"
2524 2527 2528 252A 252B 252C 252C 252D 252E 252F	210028 5F 1600 19 19 5E 23 56 C9	LXI H.2800 MOV E.A MVI D.00 DAD D DAD D MOV E.M INX H MOV D.M RET	HL POINTS TO SQUARE TABLE DATA IN DE ADD 2 TIMES TO POINT TO CORRESPONDING SQUARE GET LO OF SQUARE IN E AND HI IN D
	"CALCUL	ATE"	
253Ø 2533 2536 2539 253A 253B 253E	3ABB2Ø CD2425 2A4Ø2Ø E5 D5 CD51ØF D1	LDA 20BB CALL 2524 LHLD 2040 PUSH H PUSH D CALL 0F51 POP D	: HI OF SUM IS AVERAGE FOR 256 : CALL 'SQUARE' : HL GETS SUM OF SQUARES : DE HAS SQUARE OF AVERAGE : CALL SUBTRACT, NUMERATOR OF S4 : IN BC, DE HL RESTORED

		a 5	N E				
253F 254Ø	E1 C9	POP H RET					
	"SUM	OF SQUARES"					
2541 2544 2547 2548 2549 254A 254B 254E	CD5Ø25 CD6Ø25 23 ØB 78 B1 C24425	CALL 255Ø CALL 256Ø INX H DCX B MOV A.B ORA C JNZ 2544 RET	CALL 'INIT SUM OF SQUARES' CALL 'SINGLE SUM OF SQUARES' MORE COUNT BYTE DO MORE				
" INIT SUM OF SQUARES"							
255Ø 2551 2554 2556 2557 2559 255A 255C 255D	E5 213F2Ø 36ØØ 23 36ØØ 23 36ØØ E1 C9	PUSH H LXI H.203F MVI M.00 INX H MVI M.00 INX H MVI M.00 INX H MVI M.00 POP H RET	: SUM OF SQUARES AT 203F/40/41 : SET ALL 3 BYTES : TO ZERO				
	"SUM (OF SQUARE ONE	BYTE"				
256Ø 2561 2562 2565 2568 2569 256A 256B 256C 256E 256F 257Ø 2573 2573 2574 2575	7E E5 CD2425 213F2Ø 7B 8E 77 23 7A 8E 77 23 3EØØ 8E 77 E1 C9	MOV M, A POP H RET	GET BYTE CALL SQUARE POINT TO LO BYTE GET LO OF SQUARE ADD STORE BACK MID BYTE ADD HI OF SQUARE TO IT AND STORE BACK NEXT IS MS BYTE ONLY CARRY ADDED STORE BACK				
" STO	RE SUM OF	SQUARES AND S	JM IN 5 CONSECUTIVE LOCATIONS"				
258Ø 2581 2582 2585 2587 2588 2589	D5 C5 113F2Ø Ø6Ø3 1A 77 23	PUSH D PUSH B LXI D.203F MVI B.03 LDAX D	DE POINTS TO SUM OF SQUARES 3 BYTES GET LO BYTE STORE IN MEM NEXT LOC				

258A 258B 258C 258F 2592 2593 2594 2597 2598 2599 259A 259B	13 Ø5 C28725 3ABA2Ø 77 23 3ABB2Ø 77 23 C1 D1 C9	INX D DCR B JNZ 2587 LDA 2ØBA MOV M.A INX H LDA 2ØBB MOV M.A INX H POP B POP D RET	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	BY MID BYTE THEN NEXT BY HI BYTE GET LO OF SUM STORE IT NEXT NEXT LOCATION WILL HOLD HI BYTE OF SUM GET READY FOR MORE
	"PROCES	SS ONE BLOCK"		
259C 259D 259E 25A1 25A2 25A3 25A6 25A7 25AA 25AD 25BØ 25B1	C1 E1 CD4125 E5 2ABC2Ø	PUSH H PUSH B CALL 2500 POP B POP H CALL 2541 PUSH H LHLD 20BC CALL 2580 SHLD 20BC POP H RET	:::::::::::::::::::::::::::::::::::::::	SAVE POINTER SAVE COUNT CALL 'SUM' RESTORE COUNT RESTORE POINTER CALL "SUM OF SQUARES' SAVE GET RESULT POINTER STORE ONE SET SAVE RESULT POINTER
	" BLOCK	RESULT"		
25B2 25B5 25B6 25B9 25BC 25BD	CD9C25 E5 CD3325 CDE225 E1 C9	CALL 259C PUSH H CALL 2533 CALL 25E2 POP H RET	;	CALL ' PROCESS ONE BLOCK' CALL ' CALCULATE' CALL ' S4 COUNT'
	"PROCES	S 32 BLOCKS"		
25CØ 25C3 25C6 25C8 25C9 25CC 25CF 25DØ 25D1 25D4 25D5 25D8 25D8 25DB 25DC 25DD 25EØ	211030 22BC20 0610 C5 010001 CDB225 C1 05 210032 C5 010001 CDB225 C1 05 C2D425 C9	SHLD 20BC MVI B.10 PUSH B LXI B.0100 CALL 25B2 POP B DCR B		HL POINTS TO DATA BEGINNING IT BECOMES RESULT POINTER 16 BLOCKS SAVE BLOCK NUMBER BC HOLDS BLOCK LENGTH CALL 'BLOCK RESULT' GO NEXT BLOCK IT SHOULD START AT 3200H SAVE BLOCK COUNT BLOCK LENGTH CALL 'BLOCK RESULT' COUNT BLOCK NUMBER DO ALL 32 BLOCKS

' S4 COUNT. BC NUMERATOR , DE DENOMINATOR

	54	COUNT, BC NUMER	RATOR , DE DENOMINATOR "
25F1 25F2 25F3 25F4 25F7	7A B7 C8 78 B7 C2F425 79 BA D2F425 37 3F 17 BA D8 3AB22Ø 3C 32B22Ø	MOY A.D ORA A RZ MOV A.B ORA A JNZ 25F4 MOV A,C CMP D JNC 25F4 STC CMC RAL CMP D RC LDA 20B2	
	"TEST	SQUARE TABLE	AND OTHER SUBROUTINES"
26Ø3 26Ø6 26Ø9 26ØC 26ØD 26ØE 2611 2612	31AØ2Ø CDBØ26 21ØØ3Ø Ø1ØØØ1 E5 C5 CD4125 C1 E1 CDØØ25	LXI SP.20A0 CALL 26B0 LXI H.3000 LXI B.0100 PUSH H PUSH B CALL 2541 POP B POP H CALL 2500 CALL 2530	: INIT STACK . : CALL GENERATE SQUARE TABLE' : MEM POINTER : BLOCK COUNT

"SQUARE BY ADDITION , DATA IN A REG RESULT IN DE "

268Ø 2681 2684 2685 2686	E5 210000 F5 5 F 1600	PUSH H LXI H,0000 PUSH PSW MOV E.A MVI D.00	: INIT HL : SAVE DATA : DATA IN DE
2688 2689 268A 268D 268E 268F	ØØ B7 CA9326 19 3D	NOP ORA A JZ 2693 DAD D DCR A	: TEST A OR DATA FOR ZERO : ZERO MEANS DO NOTHING : ADD DATA TO ITSELF : COUNT DATA
2692 2693 2694 2695	C28D26 EB F1 E1 C9	JNZ 268D XCHG POP PSW POP H RET	: ADD AS MANY TIMES : DE HAS RESULT : RESTORE INPUT : AND MEM POINTER

" STORE SQUARE "

26AØ	E5	PUSH H	: SAVE TABLE POINTER
26A1	D5	PUSH D	: SAVE SQUARE
26A2	5 F	MOV E.A	; DATA IN E REG
26A3	1600	MVI D.ØØ	; D HAS ØØ
26A5	19	DAD D	; HL POINTS TO TABLE ADDRESS
26A6	19	DAD D	; CORRESPONDING TO DATA
26A7	D1	POP D	; GET BACK SQUARE
26A8	73	MOV M, E	; STORE LO
26A9	23	INX H	; NEXT LOCATION
26AA	72	MOV M.D	; STORE HI
26AB	E1	POP H	TO THE PROPERTY OF THE PROPERT
26AC	C9	RET	

"GENERATE SQUARE TABLE, AT 2800H UP"

26BØ	210028	LXI H.28ØØ	: HL POINTS TO SQUARE TABLE ADDRESS
26B3	3EØØ	MVI A.ØØ	; FIRST DATA ØØ
26B5	CD8Ø26	CALL 268Ø	; CALL 'SQUARE BY ADD'
26B8	CDAØ26	CALL 26AØ	; CALL 'STORE SQUARE'
26BB	3C	INR A	; INCREMENT DATA
26BC	C2B526	JNZ 26B5	: REPEAT FOR UP TO FFH
26BF	C9	RET	:

"FILL MEMORY WITH TRIANGLULAR DATA"

A HAS LOWEST VALUE . D STEP SIZE . E NUMBER OF STEPS PER CYCLE

26CØ	77	MOU M A	CMODE UALUE
26C1		MOV M.A	: STORE VALUE
	D5	PUSH D	; SAVE
26C2	7E	MOV A, M	; GET CURRENT VALUE
26C3	82	ADD D	: ADD ONE STEP INTERVAL
26C4	23	INX H	; POINT TO NEXT
26C5	77	MOV M.A	; STORE NEW VALUE
2606	ØB	DCX B	; COUNT BYTE
26C7	78	MOV A. B	7
26C8	B1	ORA C	4
26C9	CAE826	JZ 26E8	: ALL OVER ?
26CC	1D	DCR E	: ELSE COUNT STEP NUMBER
26CD	C2C226	JNZ 26C2	: REPEAT FOR ALL STEPS
26DØ	D1	POP D	instant for Ann Dietz
26D1	D5	PUSH D	* *
26D2	7E	MOV A, M	*
26D3	92	SUB D	AFTER RISIG EDGE .IT IS FALLING
26D4	23	INX H	있는 것도 그렇게 되는 것으로 가는 것으로 가장하게 되었다. 그리네 그리네 그리네 그리네 다른 사람들이 되었다.
26D5	77		: TO GENERATE TRIANGLE
26D6	ØB	MOV M.A	DVMT COUNT
26D7	78	DCX B	: BYTE COUNT
		MOV A.B	:
26D8	B1	ORA C	
26D9	CAE826	JZ 26E8	: DATA FULL THEN END
26DC	1 D	DCR E	: ELSE CONTINUE FOR EQUAL STEPS
26DD	C2D226	JNZ 26D2	: IN FALLING EDGE TOO
26EØ	D1	POP D	
			AT .

26E1	C3C126 "JUMP	JMP 26C1 : AFTER LOWEST VALUE AGAIN RISE HERE FOR END"
26E8 26E9	D1 C9	POP D RET
	"FILL	3000 UP BY TRUANGULAR DATA"
26EC 26EF 26F2 26F5 26F8 26FA 26FD	31AØ2Ø 21ØØ3Ø Ø1ØØ2Ø 11Ø4Ø1 3EØF CDCØ26 CF	LXI SP,20A0 ; STACK INIT LXI H.3000 ; MEM POINTER LXI B.2000 ; 8092 BYTES LXI D.0104 ; D= INCREMENT ,E NO OF STEPS MVI A,0F ; A= LOWEST VALUE CALL 26C0 ; CALL 'FILL' RST 1 ; WAIT MONITOR

APPENDIX N

PRLBUS SIGNALS

Connector type 8607 044 21 14 O/E/N make ,44 pin Dual readout.0.156 inch spacing

Pin No.(Cor	mponent Side)	Pin No.	(Solder Side)
, 1	GROUND (Bottom most)	1	GROUND
2	DØ	2	AØ
3	D1	3	A1
4	D2	4	A2
5	D3	5	A3
6	D4	6	A 4
7	D5	7.	A.5
8	D6	8	A6
9	D7	9	A7
1Ø	MR*	1.0	АВ
11	MW*	11	A9
12	IOR*	12	A1Ø
. 13	10W*	13	A11
14	ис	14	A12
15	ИС	15	A13
16	ис	16	A14
17	ИС	17	A15
18	INTA*	18	CLOCK OUT
19	NC	19	HLDA
2Ø	INTR	2Ø	HOLD
21	RESET OUT	21	RESET (Button)
22	+5V (TOPMOST)	-22	+5V
*Indica	tes Inverted Signals	5	

APPENDIX O FLOPPY DISK DRIVE CONNECTOR PINOUTS

Pin	No.	Si	gnal	Designa	tion	Data	Dire	ction
1-	33 (odd)	Groun	nd		_	-	
2,	4,6		Unuse	ad		-	4	
8			Index	4		FDD	To	FDC
10			Motor	Enable	A	FDC	To	FDD
12			Drive	Select	В	FDC	To	FDD
14			Drive	Select	A	FDC	To	FDD
16			Motor	Enable	В	FDC	To	FDD.
18			Direc	tion (St	tep)	FDC	To	FDD
2Ø			Step	Pulse		FDC	To	FDD
22			Write	Data		FDC	To	FDD
24			Write	Enable		FDC	To	FDD
26			Track	00		FDD	To	FDC
28			Write	Protect	t	FDD	To	FDC
3Ø			Read	Data		FDD	To	FDC
32			Selec	t Head 1	L	FDC	To	FDD
34		=	Unuse	d				

APPENDIX P

PIN OUTS OF THE EPROM PROGRAMMER PORT

34 pin double row Ø.1" connector (same as FDD interface)

Pin No.	Signal	Pin No.	Signal
1	+5 V	2	+5 V
3	AØ (addr)	4	A8
5	A1	6	A9
7	A2	8	A1Ø
9	A3	1Ø	A11 .
11	A4	12	A12
13	A5	14	A13
15	A6	16	A14
17	A7	18	A15
19	DØ (data)	2Ø	D1
21	D2	22	D3
23	D4	24 .	D5
25	D6	26	D7
27	CØ(control)	28	C1
29	C2	3Ø	C3 -
31	C4	32	NC
33	GND	34	GND

Notes: a)C5 disables data port out put drivers.data port is bidirectional.

- b)CØ-C5 at F7H
- c)DØ-D7 at F4H
- d)AØ-A7 at F5H
- e)A8-A15 at F6H




FIG. 1 SYSTEM BLOCK DIAGRAM




FIG. 2 MICROCOMPUTOR BLOCK DIAGRAM




FIG: -3 MICROPROCESSOR, BUFFERS, MEMORY & 1/0 DECODERS





FIG.-4 MEMORY & 1/0 MAP, DECODER LOGIC






FIG 6 - D/A & A/D CONVERTER, MULTIPLEXER




FIG. 7 CASSETTE TAPEREAD WRITE & RS 232 C INTERFACE






FIG. 8 - KEYSCAN CKT & KEYBOARD










FIG. 10-FLOPPY DISK



SIC FIG.11 - BLOCK DIAGRAM OF DATA



DISK FLOPPY 12 FIG





FIG. 13 - CLOCK SIGNALS FOR FDC AND DATA SYNCHRONIZATION






Fig. 15 CIRCUIT DIAGRAM OF POWER SUPPLY






FIG. 16 PCB LAYOUT OF SMPS AND BACKPLANE BUS

															65								
ANALOG 1/0		- CHO.	2 CH1	3 CH2 7 1/P	(EH3)	SGND	е сно .	7 CH1	8 CH 2 0/F	9 CH 3			RS 23 2C	9 PIN D'F	- 2	2 TTYIN	3 TT Y OUT	OZ 7	SGND	9	2 NC	8 NC	ON 6
2		1 001 4		3 0013 70/	4 0012	5 IN1	6 IN3 1/P	7 IN 7	8 IN 2	0 0 0	10 +12 V	11 +12 V	12 SPK	13 NC	14 NC	15 MIC	16 NC	NC VI	18 NC	19. GND	20 RELAY	21 GND	22 GND
	ć		KEY			- YONG			511001110		S	NC	QND	Z	S	GND	S	S	U Z	TIYOUT	SID	Y X	RXDOUT
טומ ומם)	_ SOLD	+5 1 +5	RESET K	HOLD	HLDA	CLK	A15	A14	A13	A 12	A 11	A 10	6 A	A 8	A7	A 6	5 A 5	, A 4	A 3) A 2.	٥ ح	- A O	2 GND
<u> </u>	COMP	+5	RESET 2	IN TR 3	NC V	INTA	9 NC	NC 7	NC 8	o ON	10W	10R	M W	MR 13	07 14	06 15	05 16	70	03 18	0.02	D1 20	00	GND 22
YA IASIO			œ		10							•								71			
AFY BOARD DISE		+ 5 \ 1	A2 2	A3 3	7 7 V	AS 5	CLK 6	A6 7	RESET 8	10R 9	10 W 10	11 00	01 12	D 2 13	03 14	04 15	0.5 16	06 17	D7 18		A7 20	KEY 21	GND 22

FIG. 17 INTER CONNECTION DETAILS









FIG. 20 PCB LAYOUT OF KEYBOARD DISPLAY CARD



COMPONENT SIDE




FIG. PCB LAYOUT OF FLOPPY DISK CONTROLLER CARD 21

